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All-Passive Hardware Architectures For Neuromorphic Computation
Abstract
Human brains demonstrate how simple computational primitives can be combined in massively parallel
ways to produce networks capable of identifying complicated patterns in sensory data. In contrast,
electronic computers adopt hardware architectures that process information serially, leading to higher
latency and power consumption when implementing intrinsically parallel algorithms, such as neural
networks. This software-hardware architectural mismatch has acquired greater attention due to the
widespread adoption of large neural networks and has encouraged the prospect of specialized
neuromorphic computers. There is great interest in low latency analog neuromorphic designs that utilize
passive crossbar arrays to accomplish the dual tasks of storing synaptic weights and computing dot
products. Although this compute-in-memory paradigm promises high circuit density and 3D integrability,
prevalent implementations combine them with crossbar-incompatible CMOS neurons, a paring that
impedes overall system scalability. This thesis addresses this bottleneck by evolving fully crossbarcompatible neuromorphic architectures based on passive circuit embodiments of neurons and synapses.
We demonstrate via SPICE circuit simulations how a shallow network of diode-resistor based passive
neurons and resistive voltage summers, despite its inherent inability to buffer, amplify and invert signals,
can recognize MNIST digits with 95.4% accuracy. We introduce weight-to-conductance mappings that
enable negative weights to be implemented in hardware without excessive memory overheads. The
performance impacts of nanoscale defects are evaluated and methods to boost fault-tolerance are
proposed. Compared with conventional implementations, all-passive neuromorphic hardware promises
higher speed, smaller footprints, and improved vertical scalability. As a validation of our proposition, we
showcase a non-programmable all-passive XOR classifier built using graphitic synapses and AZO-PEDOT:
PSS p-n junction diodes. In addition to achieving 100% classification accuracy, the physical instantiation
highlights how simple all-passive hardware design enables facile fabrication methods. As an important
step toward learning-on-the fly, we developed a water-based conductive bridge random access memory
that showed good non-volatility (1.5 hours) and cyclability (100 cycles), and a large ON-to-OFF resistance
margin (~ 100). By demonstrating the prospect of entirely dissipative and crossbar-compatible
neuromorphic hardware, this thesis lays down the foundation for the design of “mostly-passive” deep
learning hardware and fascinating wet approaches to realizing brain-like networks.
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ABSTRACT
ALL-PASSIVE HARDWARE ARCHITECTURES FOR NEUROMORPHIC
COMPUTATION
Akshay Ananthakrishnan
Prof. Mark G. Allen
Human brains demonstrate how simple computational primitives can be combined in
massively parallel ways to produce networks capable of identifying complicated patterns
in sensory data. In contrast, electronic computers adopt hardware architectures that process
information serially, leading to higher latency and power consumption when implementing
intrinsically parallel algorithms, such as neural networks. This software-hardware
architectural mismatch has acquired greater attention due to the widespread adoption of
large neural networks and has encouraged the prospect of specialized neuromorphic
computers. There is great interest in low latency analog neuromorphic designs that utilize
passive crossbar arrays to accomplish the dual tasks of storing synaptic weights and
computing dot products. Although this compute-in-memory paradigm promises high
circuit density and 3D integrability, prevalent implementations combine them with
crossbar-incompatible CMOS neurons, a paring that impedes overall system scalability.
This thesis addresses this bottleneck by evolving fully crossbar-compatible neuromorphic
architectures based on passive circuit embodiments of neurons and synapses.
We demonstrate via SPICE circuit simulations how a shallow network of diode-resistor
based passive neurons and resistive voltage summers, despite its inherent inability to
vii

buffer, amplify and invert signals, can recognize MNIST digits with 95.4% accuracy. We
introduce weight-to-conductance mappings that enable negative weights to be
implemented in hardware without excessive memory overheads. The performance impacts
of nanoscale defects are evaluated and methods to boost fault-tolerance are proposed.
Compared with conventional implementations, all-passive neuromorphic hardware
promises higher speed, smaller footprints, and improved vertical scalability.
As a validation of our proposition, we showcase a non-programmable all-passive XOR
classifier built using graphitic synapses and AZO-PEDOT: PSS p-n junction diodes. In
addition to achieving 100% classification accuracy, the physical instantiation highlights
how simple all-passive hardware design enables facile fabrication methods. As an
important step toward learning-on-the fly, we developed a water-based conductive bridge
random access memory that showed good non-volatility (1.5 hours) and cyclability (100
cycles), and a large ON-to-OFF resistance margin (~ 100).
By demonstrating the prospect of entirely dissipative and crossbar-compatible
neuromorphic hardware, this thesis lays down the foundation for the design of “mostlypassive” deep learning hardware and fascinating wet approaches to realizing brain-like
networks.
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CHAPTER 1 INTRODUCTION
1.1 Analog Neuromorphic Computers: Motivation and Status Quo
The human brain’s ability to interpret and creatively modify multimodal information makes
it the most powerful computing hardware known to mankind. In contrast to power-hungry
supercomputers situated in huge data centers, the brain boasts a remarkably small form
factor and consumes a fraction of the power required by advanced electronic computers.
These observations urge a deeper understanding of how the brain’s structure and physical
makeup contribute to its amazing capabilities.
Although there is little consensus on how exactly human brains operate, cutting–edge
neuroscience research suggests the brain’s small-world network topology and
asynchronous operability are responsible for its remarkable computational abilities [1], [2].
Cajal’s works in the early 19th century shed light on how the brain’s small-world network
topology emerges as a natural solution to the problem of processing sensory information
with minimal use of material, time, and energy. Minimizing the path length or the shortest
distance between two network nodes plays a central role in this optimization problem. To
appreciate why small-world networks emerge as efficient, especially in the context of local
and global path lengths, it is first important to understand the information transport
implications of network connectivity by examining the two extreme cases of regular
“crystallized” networks and random networks. As shown in Figure 1.1 (a), regular
networks adopt a clustered outlay with dense connectivity among its nodes. This ordered
structure facilitates efficient local processing and is known to be a key factor in the
1

(a)

(b)

Figure 1.1 (a) Brain network architecture and its comparison with fully regular and fully
disordered networks [1]; (b) small-world brain networks maximize both local and global [2].

development of discrete functional modules in the brain. Furthermore, a “regular”
organization is known to be key to learning specific tasks, and it underpins the development
of discrete functional modules observed in the human brain (see Figure 1.1 (b)) [2].
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From a system-level perspective, integrating signals from several individual regular
network clusters is critical to generating a coordinated response to events, and thus the
problem of long-range connectivity of functional modules assumes importance. It is useful
to note that for regular networks, as the total number of nodes in the network i.e. network
size increases, so does the effective path length between distant nodes. Due to associated
increases in wiring costs, adopting a lattice design with regular connectivity between
distant nodes emerges as suboptimal. It is here that random networks offer distinct
advantages; the presence of random long-range connections establishes seamless global
connectivity among spatially-distant functional modules (See Figure 1.1(b)).
Therefore, by espousing dense local connectivity via regular networks and sparse longrange connections via random connectivity, the small-world brain minimizes the overall
space required and the energy needed to lay down the wiring [2]. Further improvements to
energy efficiency come from the brain’s preference to encode and communicate
information via spikes instead of continuous signals. It is interesting to note, as shown in
Figure 1.1 (a), that in contrast to regular networks whose nodes typically have a similar
number of edges incident on them i.e. a homogeneous degree distribution, the brain prefers
a reasonable level of heterogeneity, whereby a few “important” highly interconnected hub
nodes play an important role in coordinating long-range inter-module communications and
orchestrating system dynamics, including transitions into specific brain states.
Although modern artificial neural networks bear some similarities with their biological
counterparts, both networks differ in their design and information encoding schemes.
Artificial networks are typically layered, densely clustered, and possess few if any long3
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Figure 1.2 A typical single hidden layer feedforward neural network. Inputs are received by the
network at the blue nodes, non-linearly transformed first by hidden neurons (orange nodes),
and then by output neurons (yellow nodes). The relative error between the network predictions
(yellow nodes) and the data labels (known a priori) are backpropagated into the network to
adjust the synaptic weights of all inter-neuronal connections (black arrows).

range connections (see Figure 1.2). Also, spike-based neuromorphic information
processing paradigms are yet to find fertile ground with regards to practical applications.
Despite these differences between biological and artificial neural networks, the latter has
emerged as the game-changer of the 21st century. Through advanced learning algorithms,
improved data preparation techniques, and an informed selection of network topology,
these networks have delivered human-level performances in state-of-the-art computer
vision and speech recognition applications. For more challenging problems, it becomes
necessary to enlarge the network by increasing “capacity” i.e. widening the hidden layer
or adding more hidden layers i.e. deepening the network. Both densification approaches
(See Figure 1.2) require large numbers of synapses and neurons, and this imposes greater
4

processing burdens on hardware. The associated higher power-consumption and latency is
already started presenting difficulties in the deployment of inference algorithms for edgecomputing applications [3], [4]. Since their inception, the scope and feasibility of neural
networks have depended heavily on hardware developments, and hence, it is not surprising
that sustained proliferation of machine learning algorithms will critically depend on
bridging the architectural gap between the software and hardware implementations of these
intrinsically parallel information processing paradigms.
Conventional digital computers adopt a Von – Neumann architecture with spatially
separated memory and processing centers (see Figure 1.3) [5]. Therefore, executing
mathematical operations, such as weighted sums and non-linear neuronal activations,
broadly involves (a) acquiring synaptic weights from memory; (b) transferring them to the
processor i.e. the arithmetic logic unit (ALU); (c) executing the dot-product operation and
(d) transferring the computed result back to memory. Note that these operations comprise
only a small part of the feed-forward propagation step; overall, training the entire network
involves many more computationally-intensive operations such as calculation of
derivatives and associated weight updates. Hence, implementing neural networks on
existing digital computers suffers from the following shortcomings:
1. shuttling information back and forth between the processor and memory results in
high latency and increases power consumption [5]. The latter is exacerbated if the
memory elements used to store synaptic weights are volatile [6], [7].
2. implementing analog synaptic computations using digital circuits requires greater
hardware resources and this lowers the maximum achievable circuit densities.
5

Figure 1.3 Simple dot-product computations performed by artificial synapses (above). The
sub-figure below compares conventional digital electronics - based and analog resistive
crossbar – based implementations of synaptic arrays with regards to their footprint, latency,
and amenability to parallelization [5].

The need for a compact hardware embodiment of artificial synapses, one that bypasses the
memory – processor bottleneck inherent to Von Neumann architectures, introduces us to
the realm of in-memory computing. Here, both memory and analog processors are colocalized, enabling weight retrieval and dot-product operations to be executed at the same
processing node. By representing synapses as resistors and arranging them in crossbars
(see Figure 1.3), modern analog neuromorphic hardware implements synaptic dot-products
in a compact, speedy, and power-efficient manner [8]–[11]. The vertical stackability of this
6

design encourages the prospect of volumetrically-dense computing paradigms and will be
important for evolving efficient hardware implementations of parameter-abundant deep
networks [4], [12].
Among the various methods of implementing resistive synapses, encoding weights directly
as conductances of two-terminal programmable resistors (also called "memristors"), has
started to gain traction. Since Prof. Leon Chua predicted the existence of memristors as the
missing link between magnetic flux and stored electrical charges (see Figure 1.4(a)) [13]–
[15], many experimental works have demonstrated this effect in M1-Me-M2 device
constructs, where “Me” is the active memristor material whose resistance can be tuned
through the application of an external potential across metal electrodes M1 and M2. Among
the Me layer materials explored, thin-film metal oxides such as TiO2-x [14], [16], Ta2O5
and TaOx [17]–[19], HfO2 [15], [20], [21], NbO2 [22], Cu2O and CuOx [23], [24] as well
(a)

(b)

Figure 1.4 (a) Description of how memristors relate incremental changes in magnetic flux
to those in electric charges [14]; (b) gradual turn on (quadrant II) and turn off (quadrant I)
characteristic of non-volatile memristors [15].
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as thin-film metal sulfides such as Ag2S [25][26], Cu2S [27][28], etc have been widely
used. The tell-tale sign of a memristor is its hysteretic I-V characteristic which essentially
highlights the device's capability to controllably switch between high and low conductance
states [15]. For the memristor in Figure 1.4 (b), when the applied potential across metals
M1 and M2 (polarity depends on the type of metals M1 and M2) reaches a certain negative
threshold, the M1-Me-M2 memristor device transitions from a high-resistance OFF state to
a low resistance ON state i.e. the SET process (follow the black lines in Figure 1.4 (b)).
Thereafter, sweeping the voltage to a certain positive threshold induces a resistor-like linear
current response. Increasing the potential beyond this threshold causes the memristor to
return to its low conductive OFF state through the RESET process. The ability to remember
past states endows memristors with programmable memory. Although the abrupt ON-OFF
and OFF-ON transitions elucidate the characteristics of a resistive switch as opposed to an
analog resistor, as shown in colored lines Figure 1.4(b), the latter can be conveniently
realized by controlling the magnitude of applied SET voltages. Among the most common
physical phenomena responsible for memristive effects i.e. the gradual and/or abrupt state
transitions are [29]:
(a) growth and erasure of metallic / oxygen vacancy – based filaments in a dielectric
Me layer (see Figures 1.5(a) and (b)).
(b) controlled transitions between the amorphous (resistive) and crystalline
(conductive) phases of the Me layer (see Figures 1.5(c) and (d)).
Note that the composition and electrical properties of the Me layer play a chief role in
establishing the non-volatility and switching voltage polarities of the memristor device.
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Figure 1.5 (a) A cross point metal (M1) – dielectric (Me) – metal (M2) type resistive RAM;
(b) operation of the resistive RAM, where applying a voltage Vset to the Me layer causes a
conductive filament (metal-based or oxide-based) to grow across it, eventually connecting the
top and bottom electrodes. Conversely, applying reset voltage Vreset to the Me layer causes
any bridging filament to be erased; (c) and (d) describe phase-change memory type resistive
RAMs whereby Vset transforms the Me layer from an initially amorphous phase to a
crystalline phase, thereby increasing its electrical conductivity. For voltages larger than Vm,
local melting restores parts of the Me layer to their original amorphous phases [29].

Large memristor crossbars, despite being faced with challenges associated with their
variability, endurance, and programmability [5], [30], [31], have achieved remarkable
performances in benchmark computer vision tasks, such as classifying handwritten digits
from their images (the MNIST digit classification task) [32], [33]. The vertical integrability
of passive memristive crossbars has already paved the way for three-dimensional hardware
kernels for convolutional neural networks (see Figure 1.6) [33]. However, despite these
achievements, passive memristor crossbar technologies have not significantly improved
9

(a)

(b)

Figure 1.6 SEM images showing the isometric (a) and cross-sectional views (b) of an 8-layered
HfO2 - based memristor crossbar array that implements the kernels of a deep convolutional
network [33].

the vertical scalability of the entire circuit stack, the reason - “active” neuron circuits.
Current implementations are typically based on CMOS/Nano hybrid (CMOL), which
utilizes nanoscale crossbars to store synaptic weights; and a relatively sparse, CMOS-based
neuron layer to perform logical operations [16], [34] as shown in Figure 1.7. However, the
inherent challenge of interfacing CMOS with nano-crossbars i.e. neuron – synapse

Figure 1.7 CMOL circuits with an area distributed interface. (a) top view of a representative
crossbar structure and (b) vias connecting the CMOS control circuitry to the lower (blue) and
upper (red) wire levels of the crossbar [34].
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connections restricts the scalability of CMOL [35]. An alternative approach to building
powerful neuromorphic computers is to reduce CMOS dependence and instead develop
neuron circuits that can be directly integrated into nano-crossbars [36], [37]. Compared to
conventional top-down fabrication, bottom-up synthesis, unstructured [38]–[40], and semistructured [41], [42], can produce much larger 3D networks of crisscrossing wires at lower
costs [37]. Figure 1.8 highlights the complex memristor networks that can be fabricated
using simple solution-based processes involving Cu-Ag displacement reactions [43].
However, the inherent stochasticity of such bottom-up approaches establishes a preference
for transistor-free, passive circuits that can be constructed using simple two-terminal
devices, such as diodes and resistors, that are far more tolerant of registration inaccuracies
[36], [37]. Previous studies [41], [44] have already successfully demonstrated Boolean

Figure 1.8 Self-assembled silver (Ag)-based memristor networks. (a) an overview of the
lithography-assisted bottom-up fabrication process ; (b) a zoomed-in image describing step 3
of the process, where copper (Cu) seed posts are created using electron beam lithography; (c)
step 4 of the process where the Cu posts are reacted with dilute silver nitrate to initiate the Ag
– Cu displacement reaction; SU‐8 photoresist is used to confine the resulting Ag nanowire
structure to predefined wells, and (d) zoomed-in image of the silver nanowire structures formed
within the SU8 wells [43].
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logic using resistive switches and diodes in bottom-up fabricated crossbars. This preference
for simplicity at the nanoscale raises an important question: is it possible to build functional
neuromorphic computers using passive neurons and passive synapses?
To answer this question conclusively, it is important to identify the shortcomings of passive
neurons and ascertain the kinds of network architectures that best support all-passive
networks. Since passive neurons cannot invert inputs or isolate different layers of a network
from each other, it is reasonable to expect that loading effects could greatly impact
classification performances [37]. Among the main factors determining loading, network
depth (i.e. shallow versus deep) and neuron fan-out are key. Using a single hidden layer
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(b)
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Hidden Hidden Hidden
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Figure 1.9 Illustrations of (a) a shallow multilayer perceptron (SMLP) with a single hidden
layer and (b) a deep multilayer perceptron (DMLP) with three hidden layers. The absence of
feedback connections in (a) and (b) conveys these are feedforward networks where information
flow is always directed from the input layer to the output layer. Note how neurons within the
same layer are not connected.
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with many units, as shown in Figure 1.9 (a), shallow multilayer perceptrons (SMLPs)
generate varied representations of inputs and combine them meaningfully to ascertain the
decision boundaries demarcating various data classes. With enough training data and
hidden layer units, SMLPs are universal approximators; they can generate arbitrarily
accurate approximations to any function [45]. On the other hand, deep multilayer
perceptrons (DMLPs), shown in Figure 1.9 (b), utilize several hidden layers to represent
the target function as a composition of simpler functions. From a hardware standpoint, allpassive DMLPs are sub-optimal since (a) stacking multiple unbuffered layers of passive
neurons will amplify loading effects and distort the voltage outputs of inner layers. (b) the
inability to access inputs to buried hidden layers in DMLPs prevents the resourceful
implementation of negative weights since each passive neuron cannot, by itself, produce
complementary (positive and negative) outputs. In contrast to DMLPs, all but one layer of
SMLPs can be accessed externally, and this provides advantages in implementing negative
weights (discussed later). From the performance viewpoint, model compression methods
have shown that SMLPs can achieve similar accuracies as DMLPs, and in some cases
without excessive parameters i.e. the number of synaptic weights [46].
1.2 Introduction to All-Passive Function Generators
The basic sequential operations underlying neural networks are (a) linear synaptic
⃗⃗⃗⃗ ∙ 𝑋
⃗⃗⃗⃗ + 𝐵, where 𝑊
⃗⃗⃗⃗ is the synaptic weight vector
transformations of the form 𝑌 = 𝑊
encoding the strength of all connections between the neuron of interest and every neuron
in the previous layer, ⃗⃗⃗⃗
𝑋 is the input vector to the neuron of interest or the output of previous
13

Figure 1.10 The rectified – linear (ReLU) activation function whose output varies linearly
with its input so long as the latter is non-negative.

layer neurons, and 𝐵 is the constant bias applied to the neuron of interest and (b) non –
linear neuronal transformations such as 𝑍 = 𝑅𝑒𝐿𝑈 (𝑌), where 𝑌 is the scalar output of
the synaptic network. Note that the form of the second term in the transformation of (a)
bears striking similarity with Ohm’s law 𝐼 = 𝐺 ∙ 𝑉, highlighting the potential of
constructing artificial synapses from a passive resistive network instead of relying on active
transistor circuits. In such a scheme, the conductance of a two-terminal resistor 𝐺𝑖 would
encode a single synaptic weight 𝑊𝑖 , and the array of resistors making up the conductance
⃗⃗⃗⃗ . 𝑋⃗ per
vector 𝐺⃗ would together implement a weighted summation of inputs i.e. 𝑊
Kirchoff’s law of current summation. A similar, “transistor-less” hardware analog of
neurons comprised of passive circuits can be constructed for dissipative neuronal
transformations, such as the rectified linear unit (ReLU), whose output is always less than
or equal to its input (in terms of magnitude). In addition to offering a pathway to simpler
hardware instantiations, the ReLU activation (see Figure 1.10) offers many advantages for
14

(a)

(b)

Figure 1.11 Diode – resistor circuits implementing (a) the maximum ((∨)) of input voltages
𝑉𝑝1and 𝑉𝑝2 and (b) the minimum of input voltages 𝑉𝑝1 and 𝑉𝑝2. Note that 𝑉𝑝1 and 𝑉𝑝2 represent
distinct linear combinations of the same dependent variables (not shown in this figure). Voltage
sources EL < 0 in (a) and EU > 0 in (b) take on sufficiently negative and positive values
respectively to bias the diodes close to their turn-on voltages [47].
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training deep neural networks, such as connection sparsity and scale invariance; these
reasons justify the emphasis on ReLU-based neuromorphic hardware designs.
The early “pre-transistor” era research on analog computing by Wilkinson [47] and Stern
[48] laid down the foundations of all - passive function generators. Their lattice algebraapproach generated piecewise – linear approximations to arbitrary functions by selecting
one among multiple affine representations of the form 𝑦 = 𝑚𝑥 + 𝑐 using logic blocks
comprised of either or both of minimum (∧) and maximum (∨) selectors. Here, the linear
transformations were implemented by a resistive network, whereas the ∧ and ∨ selector
functions were realized using simple diode – resistor circuits. Figures 1.11 (a) and 1.11(b)
illustrate how two arbitrary affine representations (the resistive network producing these
are not shown) can be combined meaningfully using the diode-based ∧ and ∨ selectors to
generate piecewise-linear functions with both concave and convex curvatures. Looking
closely at the selector design, we realize how diodes connected in a parallel configuration
compete against each other. In a bid to control the voltage of their common outputs, only
one of the two diodes conduct (ideally) for a given set of inputs, whereby the diode with
the higher (lower) input raises (drops) the output nodal voltage thus preventing the other
competing diode from conducting. For example, in Figure 1.11 (a), when 𝑉𝑝1 ≥ 𝑉𝑝2, the
diode 𝐷1 conducts and raises the output voltage 𝑒0 such that 𝑒0 ≤ 𝑉𝑝1; as a result, the
potential across 𝐷2 is 𝑉𝑝2 − 𝑒0 , which for large enough 𝑒0 remains sufficiently small to
prevent 𝐷2 from conducting (ideally). A similar but opposite dynamic occurs when 𝑉𝑝2 ≥
𝑉𝑝1. Here, diode 𝐷2 conducts preferentially and raises the output voltage 𝑒0 such that 𝑒0 ≤
𝑉𝑝2. When both 𝑉𝑝1 and 𝑉𝑝2 are identical, both diodes 𝐷1 and 𝐷2 conduct, and as expected,
16

(a)

(b)

Figure 1.12 (a) A block diagram highlighting the key building blocks of piecewise-linear all –
passive function generators. Here, the ‘P’ block produces linear segments (all 𝑣𝑝 s) that generate
local approximations, and the ‘L’ block contains diode-based min or max selector circuits that
can supply the logic for choosing one of these segments depending on the inputs provided ; (b)
an example of a typical piecewise linear approximation (dark black) produced by all-passive
function generators [47].
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𝑒0 follows the input voltage. Note that the examples provided here implicitly assume all
diodes to operate as ideal switches that turn on at 0 V and have infinite ON-state
conductances. For practical applications, how accurately the ∧ and ∨ selectors are
implemented will depend on factors such as the finite forward resistance and sub-threshold
conduction in “real” diodes.
In summary, all – passive function generators use resistive networks to produce a repertoire
of linear voltage-encoded segments and simple diode-resistor selector circuits to select one
among them based on the inputs. Figure 1.12 (a) describes this schematically by confining
the resistive networks in the piecewise-linear generator "P" block and the diode-based
selector circuits in the logic "L" block. By providing inputs and their signed complements
i.e. 𝑥⃗ and −𝑥⃗, the ‘P’ block generates lines (single input) or flats (multiple inputs) with
correctly designed slopes and intercepts, and the L block utilizes the selector circuits to let
one of these lines to pass through to each output. With this information processing setup,
the all-passive networks were found to be able to produce accurate approximations to
arbitrary functions (see Figure 1.12(b)). Although this approach to circuit synthesis is
remarkably simple, the need to have a priori knowledge about target functions prevents its
direct application to hardware neural networks that operate in high-dimensional input
spaces and have little-to-no a priori information, by way of analytical constructs, about the
transformations they encode. Yet, as will be demonstrated in this thesis, the P and L block
circuits introduced by Wilkinson can be adapted to develop all-passive neuromorphic
circuits.
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1.3 Thesis Objectives and Dissertation Structure
Inspired by the exciting possibilities of neuromorphic computers and the functionapproximation capabilities of diode-resistor circuits, this thesis lays down all-passive
circuit representations of artificial neurons and artificial synapses and demonstrates how to
utilize these primitives to build all-passive neuromorphic hardware that is fully crossbarintegrable and offers better vertical stackability compared to conventional “active” neuron
implementations.
To enhance the readability of this work, concepts are introduced hierarchically, starting
with the motivation for neuromorphic computers and concluding with a physical proof-ofconcept hardware implementation. This chapter addressed the first part of this objective by
discussing why the idea of specialized computers for machine learning deserves attention.
We summarized the key accomplishments in the relatively nascent field of analog
neuromorphic computing and argued the case for passive neuron circuits. Early research in
diode-resistor circuits and their application to analog function generators were reviewed,
and the core enabling principles were highlighted. Building on these ideas, Chapter 2
introduces passive neuron and passive synapse circuits, provides the mathematical
foundation of their design, highlights challenges involved in assembling networks of
passive neurons; establishes ways to address them, and finally demonstrates the
classification performance of all-passive neural networks on the benchmark MNIST
dataset. Chapter 3 discusses a hardware prototype of an all-passive XOR classifier circuit
based on the design concepts in Chapter 2. This chapter details the ink-based fabrication
methods developed for non-programmable and programmable resistors for artificial
19

synapses as well as p-n junction diodes for artificial neurons. The process of assembling
these hardware constituents into a functional XOR classifier is described and the classifier
performance is discussed in the context of influential circuit parameters. Chapter 4
introduces water-based electrochemical switches and discusses their operation mechanism,
and key performance characteristics such as retentivity, cyclability, and scalability. The
work presented in this thesis is likely to stimulate interest in crossbar-compatible deep
neuromorphic systems as well as relatively unexplored hardware-focused network
architectures. Chapter 5 outlines these future goals, providing initial insights, immediate
next steps, and a broad long-term vision.
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CHAPTER 2 DESIGN AND ANALYSIS OF ALL-PASSIVE
NEUROMORPHIC HARDWARE
2.1 Background
Building all-passive neural networks using the piece-wise linear approximation approach
highlighted in the previous chapter typically requires a high count of diodes and resistors.
Furthermore, the min-max representation in Figure 1.11 demands the careful design of
diode breakpoints, which in turn necessitates a priori knowledge of the target input-output
transformation. For large neural networks, this information is not readily available in an
analytically tractable form due to its large input dimensionality and layered architecture.
Hence, instead of directly utilizing the passive function generation approach to implement
the overall neural network transformation, we leverage the core principles of diode-resistor
based piecewise-linear function generators to evolve a simplified diode-resistor circuit
representation of the ReLU neuron. Note that the activation of this neuron is known a priori
and hence falls nicely within the grasp of the passive function generator constructs.
Thus, using the early works on analog diode logic as our motivation, this chapter lays down
the fundamental building blocks of all-passive neuromorphic classifier hardware namely,
the synapse and neuron circuits. We provide a detailed discussion of the mathematical
framework that facilitates the all-passive design. Methods enabling memory-efficient
hardware encodings of output weights are introduced. We showcase the classification
abilities of all-passive neuromorphic hardware by evaluating its performance on the
MNIST dataset. Performance sensitivities to soft and hard faults are evaluated and
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crossbar-compatible means to overcome them are proposed. The last part of this chapter
introduces the concept of binary-weighted neural networks; details on the training
paradigm for quantized weight neural networks are provided and a representative binaryweighted XOR classifier is trained using this algorithm. The software-to-hardware porting
of XOR classifier design is performed using the mathematical framework introduced
earlier in the chapter; the values of weights and biases serve as targets for the hardware
prototype developed in the subsequent chapter.
2.2 Design of Passive Synapses and Neurons
2.2.1 Passive synapses: resistive voltage summers
Figure 2.1 describes a passive voltage summer (PVS) comprised of a parallel “synaptic”
resistor 𝑅1 to 𝑅𝑁 and a “bias” resistor 𝑅𝐵 [49]. It receives voltage inputs 𝑉1 to 𝑉𝑁 and a
constant bias input 𝑉𝐵 , and produces an output voltage 𝑉0 across a high impedance load
R1
V1

1

R7

7
8

∑

V7

R8

O

V8

V0

RN
VN
RB

N
VB

Figure 2.1 The passive voltage summer circuit (right) and its equivalent block diagram
representation (left). Note that the block diagram implicitly includes the bias input VB in its
representation, without allocating a separate input port [49].
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connected between output terminal O and ground (not shown in Figure 2.1). Since the PVS
is a resistive network, we use Thevenin’s theorem to simplify the circuit in Figure 2.1 to
its equivalent representation in Figure 2.2. Here, the Thevenin voltage 𝑉𝑃𝑉𝑆 and the
Thevenin resistance 𝑅𝑃𝑉𝑆 are derived from the synaptic conductance vector 𝐺⃗ and input
⃗⃗ as follows:
voltage vector 𝑉
𝑁

𝑉𝑃𝑉𝑆 = (∑
𝑖=1

𝐺𝑖 𝑉𝑖
𝐺𝐵 𝑉𝐵
)+(
)
𝐺𝑠𝑢𝑚
𝐺𝑠𝑢𝑚

𝑅𝑃𝑉𝑆 =

1

(1)

(2)

𝐺𝑃𝑉𝑆
𝑁

𝐺𝑃𝑉𝑆 = 𝐺𝑠𝑢𝑚 = (∑ 𝐺𝑖 ) + 𝐺𝐵 .

(3)

𝑖=1

The term 𝐺𝑠𝑢𝑚 (hereafter referred to as “conductance sum”) in equation 3 is a constant that
is set a priori. Unlike in-situ training, where all 𝐺 are optimized on-chip, we adopt a
relatively ‘low overhead’ ex-situ training approach whereby all 𝐺𝑠 are pre-determined from
corresponding weights of corresponding software trained SMLPs. Note that the discussion
so far, including the calculations in equations 1 to 3, consider the parasitic wire resistances
to be negligible compared to any of the resistors in Figure 2.1. While this assumption is
true for the wire geometries considered in our work (0.5µm linewidth), it may not be

RPVS
VPVS

V0

Figure 2.2 Thevenin equivalent circuit of the passive voltage summer. Here, VPVS and RPVS are
the Thevenin voltage and Thevenin resistance respectively [49].
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reasonable for implementations with much smaller nanowire widths. In these cases, the
vector-matrix multiplication operation by the PVS will be distorted and 𝑉𝑃𝑉𝑆 will deviate
from (1). Optimizing the PVS performance in the presence of these distortions will require
adopting hardware-aware training [50] or in-situ training approaches [51].
2.2.2 Passive neurons: diode-resistor rectifiers
A passive rectifier neuron (PRN) receives an input from a PVS and outputs the “rectifiedlinear” form of its input. Since the magnitude of a PRN output never exceeds that of its
input, it can be realized using the simple diode-resistor circuit in Figure 2.3. Assuming the
PRN in Figure 2.3 to be ideal (i.e. the diode D is ideal) and in ‘standalone’ condition (i.e.
when its output port is not connected to any load), we explain the operation of PRNs by
V1

V2
D

1

2

RPD

Figure 2.3 Diode-resistor circuit design of a passive rectifier neuron (right) and its equivalent
block diagram representation (left) [49].

highlighting that (a) for negative input voltages, i.e. 𝑉1 < 0, the reverse-biased diode
blocks the passage of current, and the PRN output is pulled down to ground potential i.e.
𝑉2 = 0 𝑉 and (b) when the input voltage is non-negative i.e. 𝑉1 ≥ 0, the ideal diode
conducts, and this allows the PRN output to follow its input i.e. 𝑉2 = 𝑉1 . Mathematically,
these two observations can be summarized as
𝑉2 = max(0, 𝑉1 ) .
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(4)

(a)

(b)

(c)

Figure 2.4 Impacts of (a) a finite (5kΩ) pull down resistor. (b) a parallel load resistor (Rload –
100 kΩ) and (c) series diode resistance (Rin = 100Ω) on the accuracy of hardware ReLU
implementations.
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For a “real” PRN, we adopt a piecewise-linear approximation to the diode I-V
characteristics that accounts for the forward voltage drop 𝑉𝐹 and the series resistance 𝑅𝑆 of
the real diode. Although this model does not accurately capture (a) the non-linearity of the
diode I-V close to turn-on voltage and (b) the finite reverse saturation current 𝐼𝑆 , it is
effective in highlighting the key features of PRN networks (as shown later in this chapter).
Note that the inability of PRNs to act as buffers prevent them from isolating circuits
connected to their input and output terminals from each other’s influences. Specifically,
the finite impedance of the circuits connected to terminal 2 “load” the circuits connected
to terminal 1, altering the current distribution and leading to a distorted hardware
implementation of the transformation in equation 4. Figures 2.4 (a) – (c) highlight the PRN
output voltage distortions due to finite impedances connected to its input and output
terminals.
Consider a real PRN which receives its input from a PVS and drives a loading circuit
comprised of voltage sources and resistors. Using the Thevenin-equivalent PVS circuit in

Driver

Load
RS

RPVS
VPVS

V2

V0

R’
V’

D
RPD

Figure 2.5. Circuit diagram of a passive rectifier neuron receiving inputs from the passive
voltage summer (represented by the Thevenin voltage VPVS and the Thevenin resistance RPVS)
and driving a load (dotted orange block containing the Thevenin voltage V’ and the Thevenin
resistance R’) [49].
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Figure 2.2 and representing the loading circuit also by its Thevenin-equivalent form (i.e.
Thevenin voltage source 𝑉′ in series with the Thevenin resistance 𝑅′), we obtain the circuit
shown in Figure 2.5. Here, we assume that the bias voltage input 𝑉𝐵 to the PVS has been
increased to 𝑉𝐵 + ∆𝑉𝐵 , where ∆𝑉𝐵 = 𝑉𝐹 (𝐺𝑠𝑢𝑚 /𝐺𝐵 ) (per equation 1) compensates the finite
forward voltage 𝑉𝐹 associated with diode D in the real PRN. Therefore, we have not
explicitly included a voltage source (supplying a voltage 𝑉𝐹 with respect to ground) in

R’

RPRN
VPRN

V2

V’

Figure 2.6 Thevenin equivalent circuit (dashed blue block containing the Thevenin voltage VPRN
and Thevenin resistance RPRN) representing the combination of the passive voltage summer and
the passive rectifier neuron (in a conducting state). The dotted orange block is the Thevenin
equivalent load comprising of a Thevenin voltage V’ in series with a Thevenin resistance R’
[49].

figure 2.8. When the diode D in Figure 2.5 is forward-biased, it can be replaced with a
“short” thereby linearizing the circuit and rendering it amenable to simplification via
Thevenin’s theorem; Figure 2.6 shows how the driving circuit (dotted blue box in Figure
2.5) can be reduced to its Thevenin-equivalent form in Figure 2.6. Here, 𝑉𝑃𝑅𝑁 and 𝑅𝑃𝑅𝑁
denote the Thevenin voltage and Thevenin resistance respectively, and they can be
calculated as

𝑉𝑃𝑅𝑁 = 𝑉𝑃𝑉𝑆 (

𝛾
)
𝛾+1

𝛾
)
𝑅𝑃𝑅𝑁 = (𝑅𝑃𝑉𝑆 + 𝑅𝑆 ) (
𝛾+1
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(5)

(6)

where 𝛾 = 𝑅𝑃𝐷 /(𝑅𝑃𝑉𝑆 + 𝑅𝑆 ). Using the voltage-divider formula and the expressions for
𝑉𝑃𝑅𝑁 and 𝑅𝑃𝑅𝑁 from equations (5) and (6) respectively, we get the PRN output voltage 𝑉2
as
𝛾
) (𝑉𝑃𝑉𝑆 + (𝛼)𝑉 ′ )
𝑉2 = (
𝛾(𝛼 + 1) + 1

(7)

where 𝛼 = (𝑅𝑃𝑉𝑆 + 𝑅𝑆 )/𝑅 ′. In contrast to the case discussed above, when the diode D is
reverse-biased, it can be replaced with an “open”, thereby linearizing the circuit in Figure
2.5 and facilitating its transformation into the simplified Thevenin-equivalent in Figure 2.7.

R’

RPD

V’

V2
Figure 2.7 The passive rectifier neuron circuit when it is in a non-conducting state i.e. when the
diode comprising the passive neuron is reverse biased [49].

Using the voltage-divider rule and the definitions of 𝛾 and 𝛼 provided earlier, we can
calculate the PRN output voltage 𝑉2 as

𝑉2 = (

𝛾𝛼
) 𝑉 ′.
1 + 𝛾𝛼

(8)

As discussed earlier, and from equations (7) and (8), we conclude that for both, “
conducting” and “non-conducting” states of the PRN, the resistors in Figure 2.8 will cause
the PRN output to deviate from the rectified-linear activation described in (4) i.e. 𝑉2 =
max(0, 𝑉𝑃𝑉𝑆 ). A precise analytical description of this deviation is difficult to obtain,
especially in the case of SMLPs, where the Thevenin-equivalent load resistor 𝑅′, and hence
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𝛼, for a specific PRN will depend on (a) the PRN of interest (b) the states of remaining
′
hidden PRNs (c) 𝑅𝑃𝑉𝑆 corresponding to other PVSs in the hidden layer and (d) 𝑅𝑃𝑉𝑆

corresponding to PVSs in the output layer and (e) the constant value of 𝑅𝑃𝐷 . Therefore it
is only feasible to express 𝛼𝑘 for the kth hidden PRN as 𝛼𝑘 = 𝑓𝑘 (𝛾, 𝜆), where 𝜆 =
′
𝑅𝑃𝑉𝑆
/(𝑅𝑃𝑉𝑆 + 𝑅𝑆 ) and 𝛾 are constants across all hidden PVSs (assuming constant 𝑅𝑃𝑉𝑆 for

all hidden PVSs). Consequently, the outputs of hidden PRNs and the overall performance
of the passive SMLP classifier will be a non-trivial function of the parameters 𝐺𝑠𝑢𝑚 , 𝛾, and
𝜆. Since these parameters determine the DC operating point of SMLPs, they also control
the magnitude of diode currents. In the case of large SMLPs, limiting the maximum diode
current to a permissible range will enforce lower bounds on 𝛾 and 𝜆.
2.3 Mathematical Framework for Ex-Situ Trained Hardware
We consider an ex-situ training approach where we train an MLP in software (hereafter
referred to as “soft SMLP”), and then implement it in hardware as a passive SMLP, by
transforming (a) the software-determined weights (hereafter referred to as “soft weights”)
⃗⃗ (hereafter
in 𝑾 into synaptic conductances in 𝑮, and (b) the software-determined biases 𝐵
⃗⃗⃗⃗⃗
⃗⃗⃗⃗⃗
referred to as “soft bias”) into voltage biases in 𝑉
𝐵 and conductances in 𝐺𝐵 . This demands
careful attention to the properties of PVSs described by equations (1) – (3). Firstly, the
strict non-negativity of 𝐺𝑠𝑢𝑚 , 𝐺⃗ and 𝐺𝐵 implies that each “hardware synaptic weight”,
𝐺𝑖 /𝐺𝑠𝑢𝑚 , and “hardware bias weight” 𝐺𝐵 /𝐺𝑠𝑢𝑚 is always non-negative and less than unity.
It is also imperative that the inequality ∑𝑁
𝑖=1 𝐺𝑖 < 𝐺𝑠𝑢𝑚 be satisfied so that the non-zero
⃗⃗ can be implemented in hardware by 𝑉
⃗⃗⃗⃗⃗
⃗⃗⃗⃗⃗
soft biases in 𝐵
𝐵 and 𝐺𝐵 . These two critical aspects
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of PVS circuit design can be addressed by leveraging the limited depth of SMLPs and the
scale-invariance property of PRNs.
Consider a soft SMLP with ‘𝑚’ input nodes, ‘𝑛’ hidden layer nodes, and ‘𝑝’ output nodes.
This MLP functions as a classifier by learning the association between a feature vector
⃗⃗(𝑝 × 1). This knowledge is stored in the
𝑋⃗(𝑚 × 1) and the corresponding class labels 𝐿
form of network weights and biases, including the hidden weight 𝑾(𝑛 × 𝑚), the hidden
⃗⃗ (𝑛 × 1), the output weight 𝑾′ (𝑝 × 𝑛), and the output soft bias 𝐵
⃗⃗⃗⃗⃗′ (𝑝 × 1). A
soft bias 𝐵
passive SMLP hardware implementation of this soft SMLP utilizes ‘2𝑚’ voltage inputs, ‘𝑛’
pairs of PVS-PRN blocks in parallel in the hidden layer, and a total of ‘𝑝’ PVS blocks in
the output layer. It is important to appreciate that classification tasks demand appropriate
relative ordering of SMLP outputs without regard for their magnitudes, and this eliminates
the need for neuron blocks in the output layer. Note that in comparison to soft SMLP, the
passive SMLP hardware utilizes ‘𝑚’ additional voltage inputs whereby out of the ‘2𝑚’
voltage inputs in 𝑽𝑰𝑵 (2𝑚 × 1) , ‘𝑚’ are obtained from 𝑿, and the remaining ‘𝑚’ inputs
are derived from – 𝑿. This scheme enables the negative weights in 𝑾 to be implemented
with all positive conductances in 𝑮 without the need for a differential configuration of
resistors. By scaling the inputs in 𝑿 appropriately, we obtain 𝑽𝑰𝑵 as follows:
𝑽𝑰𝑵 = (𝐾𝐾 ′ /𝐾𝑉 ) [

𝑿
]
−𝑿

(9)

𝐾 = ceil(𝑇) + 𝜖

(10)

𝐾 ′ = ceil(𝑇 ′ ) + 𝜖 ′

(11)
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𝑚

𝑇 = max (∑|𝑾𝑖𝑗 |)
1≤𝑖≤𝑛

(12)

𝑗=1

𝑛

𝑇 = max (∑|𝑾′ + 𝑾′𝑺𝑯 |)
′

1≤𝑖≤𝑝

(13)

𝑗=1

𝑾′𝑺𝑯 = 1𝑝 𝐶 𝑇

(14)

𝐶⃗𝑗 = − min (𝑾′𝑖𝑗 ) .

(15)

1≤𝑖≤𝑝

Here ‘ceil’ represents the ceiling function which is defined as ceil(𝑥) = min{𝑛 ∈ Z | 𝑛 ≥
𝑥}. The terms 𝜖 and 𝜖 ′ are non-negative constants that must set to arbitrary non-zero values
when the respective values of 𝑇 or 𝑇′ are integers. This guarantees that 𝐾 > 𝑐𝑒𝑖𝑙(𝑇) and
𝐾 ′ > 𝑐𝑒𝑖𝑙(𝑇 ′ ) for any weight matrix 𝑾 and 𝑾′, thereby ensuring that all conductances in
the hidden bias conductance vector 𝐺𝐵 (obtained from equation 3) have finite, non-zero
values. Equations (14) and (15) define the weight-shift matrix 𝑾′𝑺𝑯 in terms of the
minimum synaptic weight associated with each hidden layer PRN. The significance of
𝑾′𝑺𝑯 and its effect on the SMLP outputs is discussed in the latter part of this sub-section.
Note that the voltage scale factor 𝐾𝑉 in equation 9 is an arbitrary constant which allows the
input voltages in 𝑽𝑰𝑵 to be restricted to the desired voltage range. While a large value of
𝐾𝑉 can lower the power consumption of the SMLP, the concomitant reduction in the output
voltage will make it susceptible to noise. Thus, the optimal value of 𝐾𝑉 emerges from the
trade-off between power consumption and classification accuracy.
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From equation 9, we see any negative soft weight 𝑾𝑖𝑗 between the input node 𝑖 and hidden
node 𝑗 in the soft SMLP classifier can be implemented in hardware by connecting the
voltage input (𝑽𝑰𝑵 )𝑖+4 to the 𝑗 𝑡ℎ PRN through a resistor whose conductance depends only
on the magnitude of the soft weight |𝑾𝑖𝑗 |. Thus, by assigning the sign associated with each
𝑾𝑖𝑗 to the voltage inputs in 𝑽𝑰𝑵 , we will be able to represent |𝑾𝑖𝑗 | using conductances in
the input-hidden synaptic conductance matrix 𝑮 (2𝑚 × 𝑛). We can construct a block
matrix representation of 𝑮 as follows:
𝑮 = [𝑮+
𝑵

𝑮−
𝑵]

(16)

𝐺𝑠𝑢𝑚
(𝑮+
) [1 + sgn(𝑾𝑖𝑗 )]|𝑾𝑖𝑗 |
𝑵 )𝑖𝑗 = (
2𝐾

(17)

𝐺𝑠𝑢𝑚
) [1 − sgn(𝑾𝑖𝑗 )]|𝑾𝑖𝑗 |.
2𝐾

(18)

(𝑮−
𝑵 )𝑖𝑗 = (

Here, 𝐺𝑠𝑢𝑚 is a constant that denotes the conductivity sum for each hidden PVS. From
+
−
equations 18 and 19, we find that when (𝑮+
𝑵 )𝑖𝑗 ≠ 0 then (𝑮𝑵 )𝑖𝑗 = 0 and when (𝑮𝑵 )𝑖𝑗 = 0

then (𝑮−
𝑵 )𝑖𝑗 ≠ 0

vice versa. This property ensures that 𝑮 has exactly ‘𝑚 ∙ 𝑛’ non-zero

elements, each corresponding to a synaptic weight in 𝑾. Using the relationship between
𝐺⃗ , 𝐺𝑠𝑢𝑚 and 𝐺𝐵 provided in equation 3, we calculate the hidden bias conductance
⃗⃗⃗⃗⃗
𝐺𝐵 (𝑛 × 1) as follows:
⃗⃗⃗⃗⃗
⃗⃗⃗⃗⃗⃗⃗⃗
𝐺𝐵 = 𝐺𝑠𝑢𝑚 ⃗⃗⃗⃗⃗
1𝑛 − 𝑮1
2𝑚
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(19)

where ⃗⃗⃗⃗⃗⃗⃗⃗
12𝑚 and ⃗⃗⃗⃗⃗
1𝑛 are “all-ones” vectors with dimensions 2𝑚 × 1 and 𝑛 × 1 respectively.
⃗⃗ and the hidden bias ⃗⃗⃗⃗⃗
Using the hidden soft bias 𝐵
𝐺𝐵 from equation 19, we obtain the hidden
⃗⃗⃗⃗⃗
bias voltage 𝑉
𝐵 as

⃗⃗⃗⃗⃗
𝑉
𝐵 = 𝐺𝑠𝑢𝑚 𝑫𝑩 [(

𝐾′
⃗⃗ + 𝑉𝐹 ⃗⃗⃗⃗⃗
)𝐵
1𝑛 ]
𝐾𝑉

(𝑫𝑩 )𝑖𝑗 =

𝛿𝑖𝑗
⃗⃗⃗⃗⃗
(𝐺
𝐵)

(20)

(21)
𝑖

where 𝑖, 𝑗 = 1, … , 𝑛 , 𝛿 is the Kronecker delta, and there is no implied summation over the
indices. Note that the last term in equation 20 compensates for the voltage drop across the
real diodes in the hidden layer PRNs.
The outputs of real PRNs are always non-negative owing to the activations they perform.
However, this presents an impediment to hardware implementation of negative weights in
𝑾′ , using the approach described before. To bypass this problem, we propose a method
which (a) shifts all weights in 𝑾′ by the magnitude of the most negative weight in 𝑾′ ,
thereby ensuring that all weights in 𝑾′ are non-negative (b) transforms these modified
weights into conductance values in the output synaptic conductance 𝑮′ (𝑛 × 𝑝). These two
sequential steps can be expressed mathematically as:
𝑾′𝑷 = 𝑾′ + 𝑾′𝑺𝑯

(22)

′
𝐺𝑠𝑢𝑚
𝑮′ = ( ′ ) 𝑾′𝒑
𝐾

(23)
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′
where 𝐺𝑠𝑢𝑚
is a constant which signifies the conductance-sum associated with each output

PVS, and 𝑾′𝑺𝑯 (referred to as the weight-shift) is defined by equations 14 and 15. It is
useful to note that 𝑾′𝑺𝑯 introduces some sparsity in 𝑮′ , such that out of the 𝑛𝑝
conductances in 𝑮′ , a minimum of "𝑛" conductances are identically zero. The overall
sparsity in 𝑮′ could be further enhanced by pruning the network appropriately. These
strategies optimize the required number of interconnects and thereby offer advantages for
the fabrication of passive SMLP hardware. Using equation 3 and the value of 𝑮′ calculated
from equation 23, we compute the bias conductance ⃗⃗⃗⃗⃗
𝐺𝐵′ for output PVSs as
′
⃗⃗⃗⃗⃗
⃗⃗⃗⃗⃗
𝐺𝐵′ = 𝐺𝑠𝑢𝑚
1𝑝 − 𝑮′ ⃗⃗⃗⃗⃗
1𝑛

(24)

where ⃗⃗⃗⃗⃗
1𝑝 and ⃗⃗⃗⃗⃗
1𝑛 are all-ones vectors of dimensions 𝑝 × 1 and 𝑛 × 1 respectively. Since
⃗⃗⃗⃗⃗′ can be calculated as
the output layer does not utilize PRNs, the output bias voltage 𝑉
𝐵
′
𝐺𝑠𝑢𝑚
′
⃗⃗⃗⃗⃗
𝑉𝐵 = (
) 𝑫′𝑩 ⃗⃗⃗⃗⃗
𝐵′
𝐾𝑉

(𝑫′𝑩 )𝑖𝑗 =

𝛿𝑖𝑗

(25)

(26)

⃗⃗⃗⃗⃗′ )
(𝐺
𝐵

𝑖

The effectiveness of the approach presented above is based on the claim that shifting the
weights in 𝑊 ′ in a manner shown in equation 24 does not impact the accuracy of SMLP
classifiers. To validate this claim, first, we combine equation 22 and equation 23 as follows:
𝑮′ = 𝑮′𝟎 + ∆𝑮′𝟎
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(27)

where 𝑮′𝟎 = (

′
𝐺𝑠𝑢𝑚

𝐾′

′
𝐺𝑠𝑢𝑚

) 𝑾′ and ∆𝑮′𝟎 = (

𝐾′

) 𝑾′𝑺𝑯 . Here, 𝑮′𝟎 represents the original synaptic

conductance obtained directly from 𝑾′ i.e. without shifting 𝑾′ by 𝑾′𝑺𝑯 , and ∆𝑮′𝟎 is the
offset to 𝑮′𝟎 caused by 𝑾′𝑺𝑯 . Assuming the passive SMLP has a large output impedance
(w.r.t. ground), we employ equation 1 and equation 27 to quantify the influence of 𝑮′𝟎 and
⃗⃗⃗⃗⃗′ (approximated to be equal to the open-circuit voltage due to
∆𝑮′𝟎 on the SMLP output 𝑉
the large output impedance) as

⃗⃗⃗⃗⃗
𝑉′ =

⃗⃗⃗⃗⃗′
𝑮′ 𝑉𝐻 + (𝐈𝒑 ⃗⃗⃗⃗⃗
𝐺𝐵′ )𝑉
𝐵
= ⃗⃗⃗⃗⃗
𝑉0′ + ⃗⃗⃗⃗⃗⃗⃗⃗
∆𝑉0′
′
𝐺𝑠𝑢𝑚

(28)

⃗⃗⃗⃗⃗′ = ′1 (𝑮′𝟎 ⃗⃗⃗⃗⃗
⃗⃗⃗⃗⃗′ )𝑉
⃗⃗⃗⃗⃗′
⃗⃗⃗⃗⃗⃗⃗⃗′
where 𝑉
𝑉𝐻 + (𝐈𝒑 𝐺
0
𝐵 𝐵 ), 𝑰𝒑 is the identity matrix of size (p, p) and ∆𝑉0 =
𝐺
𝑠𝑢𝑚

1
′
𝐺𝑠𝑢𝑚

(∆𝑮′𝟎 ⃗⃗⃗⃗⃗
𝑉𝐻 ). Here, ⃗⃗⃗⃗⃗
𝑉𝐻 is the voltage output of hidden PRNs, 𝑉0′ is the original voltage

output of output PVSs (using 𝑮′𝟎 instead of 𝑮′ ) and ⃗⃗⃗⃗⃗⃗⃗⃗
∆𝑉0′ is the voltage offset produced by
the conductance offset ∆𝑮′𝟎 . It is useful to note that since the soft-bias ⃗⃗⃗⃗⃗
𝐵 ′ is a constant, it
′ ⃗⃗⃗⃗⃗⃗⃗
′
′
′
⃗⃗⃗⃗⃗′ = (𝐈𝒑 ⃗⃗⃗⃗⃗⃗⃗
follows the equality ⃗⃗⃗⃗⃗
𝐵 ′ ⁄𝐾𝑉 = (𝐈𝒑 ⃗⃗⃗⃗⃗
𝐺𝐵′ )𝑉
𝐺𝐵0
)𝑉𝐵0
. Here ⃗⃗⃗⃗⃗⃗⃗
𝐺𝐵0
and ⃗⃗⃗⃗⃗⃗⃗
𝑉𝐵0
are the original
𝐵

output bias conductance and the output bias voltage respectively, which are obtained by
replacing 𝑮′ in equation 24 and equation 26 with 𝑮′𝟎 . Using equations 14, 27, and 28, we
obtain ⃗⃗⃗⃗⃗⃗⃗⃗
∆𝑉0′ as
𝐶⃗ ∙ ⃗⃗⃗⃗⃗
𝑉𝐻
⃗⃗⃗⃗⃗⃗⃗⃗
∆𝑉0′ = ( ′ ) ⃗⃗⃗⃗⃗
1𝑝 = 𝑉𝑂𝐹𝑆 ⃗⃗⃗⃗⃗
1𝑝
𝐾
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(29)

where 𝑉𝑂𝐹𝑆 = (

⃗⃗⃗⃗⃗⃗⃗
𝐶⃗∙𝑉
𝐻
𝐾′

). Here 𝐶⃗ ∙ ⃗⃗⃗⃗⃗
𝑉𝐻 is the dot product between vectors 𝐶⃗ (defined by

equation 15) and ⃗⃗⃗⃗⃗
𝑉𝐻 . From equation 29, we see that the effect of 𝑾′𝑺𝑯 is to offset the
voltage outputs of all ‘𝑝’ output nodes of the passive SMLP by the same amount i.e. 𝑉𝑂𝐹𝑆 .
Since such a constant offset does not disturb the relative ordering of passive SMLP outputs,
we conclude that shifting weights in 𝑾′ does not affect the classification accuracies of
passive SMLPs.
2.4 Demonstration of All – Passive MNIST Classifiers
Using the PVS and PRN circuits discussed in the previous section, we implemented a
passive SMLP for classifying the MNIST digits. The original 28-pixel x 28-pixel MNIST
images shown in Figure 2.8 (a) [52] were cropped to 20-pixel x 20-pixel and then resized

(b)

(a)

Figure 2.8 (a) Representative images from the original unmodified MNIST digit dataset [51]
and (b) evolution of training error as a function of epochs for the 196 – 60 – 10 software
MLP.
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to 14-pixel X 14-pixel sizes. This downscaling strategy (used previously as well [53])
helped limit the total number of circuit elements to a level that could be handled by the
computational resources available to us. In the context of demonstrating the all-passive
hardware concept, the benefits of this “data compression” step outweighed the marginal
decline in classification accuracies due to information losses. To restrict the magnitudes of
voltage inputs to the MLP, all pixel intensities were rescaled from their original values in
the [0 255] interval to corresponding values in the [-2 2] interval. These intensity-rescaled
images were then unrolled into vectors of sizes 196 X 1 and provided as inputs to a 196 –
60 – 10 soft MLP. Neurons in the hidden layer of the soft SMLP employed “ReLU”
activations the output layer implemented “SoftMax” activations. Using the Keras API of
Tensorflow, the soft SMLP was trained on the first 55,000 grayscale MNIST images,
validated on the next 5000 MNIST images and tested against the last 10,000 images of the
original dataset. Kernel and bias constraints were imposed as part of defining the hidden
and output layers by setting the maximum L2 norms of weights and biases to 0.8 and 0.2
respectively. Such a constrained training approach ensured that the scale factors in
⃗⃗⃗⃗⃗′
⃗⃗⃗⃗⃗
equations 10 and 11 and bias voltage inputs (𝑉
𝐵 and 𝑉𝐵 ), which are derived from the soft
weights and biases, do not assume large values. Appendix V provides the python code used
for training the soft MLP, and it clearly highlights the image pre-processing steps and
weight/bias constraints discussed here. Overall, as shown in Figure 2.8 (b), the soft SMLP
demonstrated a 95.84% classification accuracy on the training and validation datasets and
a 95.87% classification accuracy on the MNIST test set (not shown in Figure 2.8 (b)).
Furthermore, obtaining similar accuracies on the training and test sets confirms that the
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kernel constraints on network weight magnitudes were effective in regularizing the model
and preventing overfitting.
Figure 2.9 shows the hardware instantiation of the soft SMLP, whose classification
performance was ascertained via SPICE simulations (using the XYCE Parallel Electronic
Simulator). Every hidden node of the hardware SMLP utilized a serial arrangement of PVS
and PRN blocks and the output nodes employed a PVS block each. The weight-toconductance transformations introduced in section 2.3, along with optimized values of 𝜆
and 𝛾 (discussed later in this sub-section) were used to calculate the “ideal” conductances
of all resistors. These were then quantized into 65 discrete conductance “bins” between
1 𝜇𝑆 and 500 𝜇𝑆, based on practically achievable analog states [51], [54]–[56]. For SPICE
simulations of our passive SMLPs, we modeled all memristors as resistors (with
INPUT

HIDDEN

VIN (0)

∑

OUTPUT

∑

V’(0)
100MΩ

∑

V’(1)

VIN (1)
VIN (2)

∑

100MΩ
VIN (390)

VIN (391)

∑

∑

V’(9)
100MΩ

Figure 2.9 Circuit design of a passive multilayer perceptron for the MNIST digit
classification problem. The inputs VIN (196) - VIN (391) are corresponding negatives of VIN
(0) - VIN (195). Note that all output weights are non-negative and thus, negated values of
hidden layer outputs are unnecessary. The 100 MΩ output resistors were chosen to be larger
than any other resistors in the network [49].
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Figure 2.10 Empirical fit for the real nanoscale diodes in [57]. The red stars are experimentally
obtained data points whereas the solid blue line is the fit obtained using the diode equation.

temperature co-efficient of resistance 𝑇𝐶1 = 0.0015 [1/𝐾] and nominal temperature
𝑇𝑁𝑂𝑀 = 300𝐾) in parallel with a parasitic capacitor 𝐶𝑚 = 𝜖0 𝜖𝑟 𝑤 2 /𝑑 = 10 𝑓𝐹, where
𝜖𝑟 = 60, 𝑤 = 0.5 𝜇𝑚 is the electrode width and 𝑑 = 15 𝑛𝑚 is the thickness of 𝑇𝑖𝑂2−𝑥

Figure 2.11 Time-delay associated with the propagation of signals through the nanoscale
diode in [58], where (a) denotes the input voltage provided to the diode and (b) is the voltage
recorded at the diode output [58].
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active layer [57], [58]. The diodes comprising the PRNs in Figure 2.9 were modeled as real
nanoscale diodes [59], [60], and their SPICE parameters namely, the reverse saturation
current 𝐼0 , the ideality factor 𝑛, and the series resistance 𝑅𝑠 , were obtained by fitting the
diode equation 𝐼 = 𝐼0 exp ((𝑉 − 𝐼𝑅𝑠 )/𝑛𝑉𝑇 ) to the diode’s I-V characteristic, as shown in
Figure 2.10. The following empirically-determined diode parameters were utilized in all
steady-state SPICE simulations: 𝐼0 = 0.69 𝜇𝐴, 𝑛 = 4.76 and 𝑅𝑠 = 286 Ω. For transient
analysis, we estimated the diode junction capacitance 𝐶𝐽 from the reported switching time
delay 𝑇𝑆 = 20 𝑛𝑠 and 𝑅𝑆 as 𝐶𝐽 = 𝑇𝑆 /5𝑅𝑆 = 14𝑝𝐹, where we assumed that it takes a total
time 𝑇𝑆 = 5𝑅𝑆 𝐶𝐽 for the diode to reach steady-state following a step voltage excitation, see
Figure 2.11. For a crossbar implementation of resistors based on nanowires having width
𝑤 = 0.5𝜇𝑚 , thickness ℎ = 25𝑛𝑚,

pitch 𝑝 = 0.5𝜇𝑚 [54], and resistivity 𝜌𝑤𝑖𝑟𝑒 =

4.77 𝜇Ω. 𝑐𝑚 [58], we estimated the wire resistance per crossbar cell 𝑅𝑤𝑖𝑟𝑒 = 𝜌𝑙/𝑤ℎ = 4Ω.
Since 𝑅𝑤𝑖𝑟𝑒 is much smaller compared to remaining resistors in Figure 2.9, these were not
included in any of the SPICE simulations.
As shown in Figure 2.12, the passive SMLP was presented with a 14-pixel X 14-pixel
image input as a vector of 392 voltage values between -1 V and 1 V (with a 10 mV
resolution). These voltage inputs (along with the bias voltages 𝑉𝐵 and 𝑉𝐵′ ) propagated
through the network and generated voltage outputs 𝑉 ′ (0) to 𝑉′(9), each corresponding to
a unique digit from 0 to 9. Then, the largest voltage was identified, and the corresponding
digit was predicted as the label for the specific input image. An example of accurate
classification is shown in Figure 2.12 (row 1), where a voltage-encoded input image of “3”
(left) was shown to the passive SMLP, and the corresponding voltage bar emerged as the
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Figure 2.12 Operation of passive MLP showing voltage-encoded inputs (left column) and the
corresponding output voltages (right column). The first row describes accurate classification of
input ‘3’ (left) and the second row shows how input ‘9’ (left) was misclassified as ‘4’ (red bar).
Note that the color shades in the bar plots represent bar heights, where darker shades represent
taller bars [49].

tallest (dark blue bar on the right). Figure 2.12 also illustrates the example of an inaccurate
classification (row 2), where a voltage encoded “9” was provided as the input, but the
SMLP wrongly classified it as “4” (dark red bar on the right). Note that from a hardware
implementation standpoint, the millivolt-level SMLP outputs may require amplification
before they are compared.
As discussed in section 2.3, the overall accuracy of passive SMLPs depends on 𝜆 and 𝛾.
Figure 2.13 reveals an optimal range for 𝜆 and a certain upper bound for 𝛾. Small values
of 𝜆 promote greater loading of the hidden neuron outputs by the output layer PVSs
whereas large 𝜆 introduces erroneous hardware encodings of output layer weights by
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Figure 2.13 Classification accuracy of the passive multilayer perceptron as a function of lambda
λ and gamma γ, where λ is the ratio of the effective input admittance and the conductance sum
of output PVSs, and γ is the ratio of the effective input admittance and the conductance of the
pull down resistor in the neuron circuit [49].

forcing large resistors in the output PVSs to conform to the lower limit in achievable
′
conductance values i.e. 𝐺𝑚𝑖𝑛
= 1 𝜇𝑆. In the case of 𝛾, large values prevent zero biasing of

the hidden neuron outputs when the PRNs are not conducting, leading to the inaccurate
implementation of the ReLU activation. The outputs of hidden neurons in this case come
under the influence of output resistances, and if the latter is sufficiently low, the result is
an observable decline in classification performance. When 𝛾 assumes small values, the
analysis is more involved, and the overall classifier performance is governed by the
magnitude of 𝜆. We speculate although a small 𝛾 forces the hidden neuron outputs closer
to ground potentials, it does so more consistently for all hidden neurons when 𝜆 is
sufficiently large. Large output PVS resistors impose lesser influence over the output
voltages of the hidden PRNs as compared to the pull-down resistors. Since the latter have
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identical values across all hidden neurons, as opposed to the output PVSs with varying
synaptic conductances, they promote similar deviations in hidden neuron outputs, and this
helps maintain the ordering of network outputs necessary for reasonable classification
performance. Even still, achieving the best classifier performance requires selecting
reasonably large values of 𝜆 and 𝛾, and our simulations reveal that the combination of 𝜆 =
2 and 𝛾 = 3.73 lies at this optimal spot. With these parametric values, passive SMLPs
were able to achieve a near-ideal classification accuracy of 95.43 %, a performance that is
on-par with soft SMLPs i.e. 95.87%. Note that the accuracies reported in Figure 2.13 may
vary depending upon the exact values of soft weights and biases obtained from ex-situ
training and the problem under consideration.
Using the parameters 𝜆 = 2 and 𝛾 = 3.73 in the weight-to-conductance transformations of
⃗⃗⃗⃗⃗′ as well as the
section 2.3, we obtained the target values of conductances 𝑮, ⃗⃗⃗⃗⃗
𝐺𝐵 , 𝑮′ and 𝐺
𝐵
input and bias voltages of the network. Figures 2.14 and 2.15 provide color-coded
conductance maps of the synaptic and bias conductances. Notice how the two sections on
either side of the X-axis value of 196 input neurons in the heat map of Figure 2.14 (a) are
complementary to each other, a result that can be attributed to the block matrix
representation of the input synaptic conductance matrix 𝑮 derived in section 2.3. As seen
from Figures 2.15(a) and 2.15(b), all bias voltages are less than 1.5V in magnitude, and the
corresponding bias conductances comprising the PVSs, especially those corresponding to
the hidden PVSs, are large compared to the synaptic conductances in 𝑮. The hidden bias
conductances were deliberately forced to take on large values so that the hidden bias
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Figure 2.14 Heat maps of synaptic conductances corresponding to PVSs in (a) the hidden layer
and (b) the output layer [49].

Figure 2.15 Bar charts depicting the bias voltages of hidden neurons in (a) and bias conductances
of output neurons in (b) [49].
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voltages can be restricted to within 2V. Note that a major part of the hidden bias voltage
can be attributed to the forward voltage drop across the diode 𝑉𝐹 .
2.5 Performance Implications of Hardware Defects
In practice, however, these target values, and consequently the hardware weights and
biases, can only be implemented up to a finite relative accuracy. Thus, as highlighted in
Figure 2.16 (a), we find that as the “conductance - programming accuracy” decreases i.e.
when the coefficient of variation of conductances increases, the classification accuracy of
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Figure 2.16 Performance of passive MLP classifiers as a function of (a) conductance (b) voltage
and (c) temperature-induced variations. Error bars indicate standard deviations across 10
simulation runs [49].

the passive SMLP decreases from its ideal value (dotted blue line). Noting that the stateof-the-art in memristor technologies can implement conductances up to a relative accuracy
of 1% [54], [61], we expect passive SMLPs to achieve accuracies of around 95.3 % ± 0.1
% even in the presence of 1% conductance variations (see Figure 2.16 (a)). Apart from
inaccurate conductances, variations in the input and bias voltages will also influence the
passive SMLP performance. Figure 2.16 (b) confirms the impact of voltage disturbances
on classification accuracy becomes noticeable only when the magnitudes of observed
variations exceed 20%. However, modern digital-to-analog converters (DACs) can provide
analog inputs and bias voltages up to 1-2 % relative accuracies, thus, we expect the effect
of voltage variations on SMLP accuracy to be minimal.
Given the temperature-dependence of resistor and diode properties, we investigated the
SMLP performance as a function of operating temperatures. From Figure 2.16 (c), we see
that SMLP accuracy (solid green line) decreases with increasing temperature (reference
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temperature: 27 ℃). Note that this simulation assumed the temperature coefficient of
resistance (TCR) of all resistors to be equal to 0.0015 [1/K] [62]. From Figure 2.16 (c), we
also find that the accuracy obtained by modeling both diodes and resistors as temperaturedependent elements (solid green line), is nearly identical to that obtained by modeling the
temperature-dependence of diodes only (orange dotted line). That SMLP accuracy is
relatively independent of temperature-induced resistance variations (blue dashed line in
Figure 2.16 (c)) can be explained by the following: (a) passive SMLPs encode soft weights
as conductance ratios, not absolute conductances, and (b) normalized changes in
resistances have been assumed to vary linearly with temperature (with a constant TCR)
[63]. Note that some resistive RAM technologies [62], [64] exhibit a more complicated RT relationship, where the TCR is not constant but depends on the conductance state,
negative values at low conductances, and positive values at high conductances. However,
even in these cases, we found the accuracy following the trend (solid green line) in Figure
2.16 (c).
The sources of performance deviations discussed until now can be broadly classified as
“soft defects” as they do not catastrophically impact system performances. We now attend
to “hard defects”, which, depending upon the nature of the defect, can inflict drastic
performance degradations. More specifically, we considered stuck at fault (SAF) defects
of the following kinds: (a) stuck – at – open: where the device is stuck in a high impedance
“open” state (b) stuck – at – short: where the device is stuck in a low impedance “short”
state. We modeled defective diodes and resistors of types (a) and (b) by replacing them
with large resistors (100 MΩ) and small resistors (100 Ω) respectively while applying a
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Figure 2.17 Performance of passive MLP classifier in the presence of (a) defective diodes and
(b) defective resistors where the green dotted lines and orange dashed lines represent ‘stuck –
at – short’ and ‘stuck – at – open’ defects respectively. ‘Short-reconfig’ (solid green lines) and
‘Open-reconfig’ (solid orange lines) show the network performances achieved using the
proposed three-pronged fault tolerance strategy. Note that the error bars indicate standard
deviations across 10 simulation runs [49].

forward biasing voltage 𝑉𝐹 = 0.4 𝑉 to all hidden neurons (both defective and nondefective) via the “constant bias” input of the passive voltage summers. A comparison of
Figures 2.17 (a) and (b) reveals passive SMLPs are typically more tolerant of faulty diodes,
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as compared to faulty resistors. We see that it is possible to achieve 80% accuracy even
when 50% of the diodes are stuck-at-open. Additionally, we find that the decline of
accuracy with defect rate is sharper in the case of stuck-at-short faults (dotted green line)
than in the case of stuck-at-open faults (dashed orange line). This trend is particularly
dramatic in the case of stuck-at-short resistors, where just 1% shorted resistors plummeted
the classification accuracy from 95.43% to less than 20%.
2.6 Passive Defect Tolerance Strategies
Figure 2.17 (a) reports an anomalous improvement in network performance at high stuckat-short diode defect rates. To understand why this occurs, we analyzed the output voltages
𝑉 ′ of the output-stage passive voltage summers (PVS). For this, we first recast (28) into
the following form:

⃗⃗⃗⃗⃗
𝑉′ =

1
′
𝐺𝑠𝑢𝑚

⃗⃗⃗⃗⃗
𝑉𝐻 − 𝑉𝐻,𝑚𝑖𝑛 ⃗⃗⃗⃗⃗
1𝐻
⃗⃗⃗⃗⃗′ + 𝑉𝐻,𝑚𝑖𝑛 ⃗⃗⃗⃗⃗
(𝑉𝐻,𝑚𝑎𝑥 − 𝑉𝐻,𝑚𝑖𝑛 ) (𝑮′ (
) ) + (𝑰𝒑 ⃗⃗⃗⃗⃗
𝐺𝐵′ ) 𝑉
1𝐻 (30)
𝐵
𝑉𝐻,𝑚𝑎𝑥 − 𝑉𝐻,𝑚𝑖𝑛

where 𝑉𝐻 contains the outputs of hidden neurons, 𝑉𝐵′ is the constant bias, 1𝐻 is a vector of
ones with a size equal to the number of hidden neurons, 𝐺 ′ and 𝐺𝐵′ are output synapse
matrix and the output bias vector corresponding to output PVSs. Since the training routine
determined the optimal 𝑉𝐵′ to be a zero vector and 𝑉𝐻,𝑚𝑖𝑛 1𝐻 is a constant, these two terms
do not influence the relative ordering of voltages comprising 𝑉 ′ . Thus, it becomes evident
that the network accuracy depends strongly on the ability to maintain the normalized
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⃗⃗⃗⃗⃗⃗⃗

⃗⃗⃗⃗⃗⃗

⃗⃗𝐻,𝑛𝑜𝑟𝑚 = ( 𝑉𝐻 − 𝑉𝐻,𝑚𝑖𝑛 1𝐻 ) close to their ideal values in a defect-free
neuron outputs 𝑉
𝑉
−𝑉
𝐻,𝑚𝑎𝑥

𝐻,𝑚𝑖𝑛

network.
We found that since short diodes conduct more current than the non-defective diodes, they
output higher-than ideal voltages. On the other hand, the remaining non-defective diodes
comprising the hidden layer still output relatively lower voltages close to their
corresponding defect-free levels. The resulting difference in the output levels of defective
⃗⃗𝐻,𝑛𝑜𝑟𝑚 , and this issue becomes
and non-defective diodes promotes large deviations in 𝑉
particularly concerning in the case of low-to-intermediate defect rates, where the inability
of many non-defective diodes to match up to the voltage levels of a few defective diodes
leads to a drastic decline in the network’s performance. It is then reasonable to expect that
instead of adopting the existing “basic” biasing scheme, where a weak bias 𝑉𝐹 = 0.4 𝑉 is
applied to all neurons (both defective and non-defective), a more selective and aggressive
biasing strategy that applies 𝑉𝐹 = 1.25 𝑉 to the non-defective diodes and 𝑉𝐹 = 0𝑉 to the
short diodes would help mitigate the issue. To validate the source of the problem, and to
assess the efficacy of this proposed optimal biasing strategy, we considered a representative
example where a network with 50% short diodes outperformed its counterpart that has 17%
⃗⃗𝐻,𝑛𝑜𝑟𝑚 profile of both
of all diodes shorted. We determined and then compared the 𝑉
networks for the basic (i.e. weak) and optimum (i.e. aggressive) diode biasing approaches.
From Figure 2.18, we see that for the basic biasing scheme, which was used in Figure 2.17
⃗⃗𝐻,𝑛𝑜𝑟𝑚 profile in the case of 50% short diodes (dotted green line in (c)) more closely
(a) the 𝑉
matches the ideal defect-free 𝑉𝐻,𝑛𝑜𝑟𝑚 profile (shown in Figure 2.18) in comparison to the
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(a)

(b)

(c)
Figure 2.18 Normalized output voltages of hidden neurons in networks with (a) no diode
short (solid blue) (b) 17% diodes short and (c) 50% diodes short for basic (dotted green)
and optimum (solid red) biasing schemes.

⃗⃗𝐻,𝑛𝑜𝑟𝑚 profile corresponding to 17% short diodes (dotted green line in Figure 2.18 (b)).
𝑉
It is this discrepancy that is responsible for the unexpectedly better performance of
networks with 50% short diodes in comparison to ones with 17% short diodes. Having
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Table 2.1 Impact of Neuron Biases on MNIST Hardware Accuracy.
17 % Diodes
Short

50 % Diodes
Short

Basic
Biasing

31.6 %

50.8 %

Optimum
Biasing

86.5 %

83.7 %

confirmed the problem source, we then evaluated and compared the accuracies of the same
two networks, but this time, using the more aggressive diode biasing strategy. As seen in
Figures 2.18 (b) and (c) (solid red lines), we found this scheme to be very effective in
⃗⃗𝐻,𝑛𝑜𝑟𝑚 profiles that more closely match the ideal 𝑉𝐻,𝑛𝑜𝑟𝑚 profile portrayed in
evolving 𝑉
Figure 2.18 (a). Consequently, for both networks, we obtained substantially higher
classification accuracies in comparison to values registered with the basic diode biasing
scheme (see Table 2.1). It is also very clear from Table 2.1 that the optimal biasing strategy,
by raising the voltage outputs of non-defective diodes, restores the expected trend of
monotonic decline in classification accuracies with increasing defect rates.
Although the susceptibility of neuromorphic hardware to stuck-at-short faults is well
known [20], [32], we expect them to pose a greater challenge for passive SMLPs that lack
inter-layer isolation. To improve their robustness to hard defects, we could adopt a
combination of the following software and hardware level fault-tolerance strategies:
(a) retraining: having identified defect locations, soft SMLPs are trained again to
evolve a new set of defect-aware optimal weights for the network [20], [65]
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Diodes

Hidden lines (input to diode)

Outputs from diode
Output
Bias

Input synapses

Output synapses

Hidden bias

Pull down

Figure 2.19 Planar crossbar implementation of all – passive SMLPs where synapses comprising
the input and output layers are separated by a diode neuron layer.

(b) redundancy: to ensure a high probability of obtaining sixty defect-free pulldown resistors, we employed a 4X redundancy scheme whereby the ground resistor
of each neuron (see Figure 2.3) had four potential substitutes [65]. Note that this
method incurs modest hardware-overheads as it requires adding only four
additional grounded columns/rows to the crossbar implementation of the circuit in
Figure 2.9 shown in Figure 2.19
(c) cross point fuses: adding a fuse (or two) in series with resistors at each cross
point is a widely adopted strategy for mitigating short defects in RRAM cells [66]–
[68]. For passive SMLPs, these fuses will transform into high resistance states
during the programming stage should there be shorts in the serially connected
resistor. As a result, it prevents the PVS outputs from being pinned to the defective
voltage input at inference time. Note that for non-defective cross-points, serial fuses
will increase the cross-point resistance, e.g. by about 800 Ω in the case of MnO2
53

fuses [67]. However, due to all resistors being much larger, we found that this
additional resistance did not have any impact on the passive SMLP performance.
The solid lines in Figure 2.17 confirm how the three-pronged strategy discussed
above makes passive SMLPs significantly more resilient to hard defects. In addition
to defect-tolerance, we also evaluated the impact of poor retention characteristics
of memristors i.e. decay in conductances value over time on SMLP accuracy. In the
absence of detailed state-dependent retention models, we adopted a first-order
approximation where conductance drift was modeled as a fixed percentage decrease
of all conductances relative to their respective programmed values [69].
Simulations showed (results not shown here) that passive SMLPs were robust, and
their accuracies decreased only by about 0.1% and 1.5% for 4X and 9X decrease in
conductances respectively.
2.7 Benchmarking the Key Operational Attributes
In addition to classification accuracy, it is important to note that areal footprint, speed, and
power consumption of hardware MLP are important yardsticks for a fair assessment of
passive SMLPs vis-à-vis conventional implementations. Based on demonstrated crossbar
implementations of memristors [54] and diodes [60] which utilize conductive lines with
width 𝑙𝑤 = 0.5𝜇𝑚, line spacing 𝑙𝑠 = 0.5𝜇𝑚, inputs 𝑁𝑖𝑛𝑝 = 392, hidden units 𝑁ℎ𝑖𝑑 = 60,
and outputs 𝑁𝑜𝑢𝑡 = 10, we estimate (a) area of synaptic resistor crossbars 𝐴𝑠𝑦𝑛 =
(𝑙𝑤 + 𝑙𝑠 )2 [(𝑁𝑖𝑛𝑝 × 𝑁ℎ𝑖𝑑 ) + (𝑁ℎ𝑖𝑑 × 𝑁𝑜𝑢𝑡 )] = 0.024 𝑚𝑚2 (b) area of bias and pull-down
2
2 )]
) + (𝑁ℎ𝑖𝑑 × 𝑁𝑜𝑢𝑡 ) + (𝑁𝑜𝑢𝑡
resistor crossbars 𝐴𝑏𝑖𝑎𝑠 = (𝑙𝑤 + 𝑙𝑠 )2 [(𝑁ℎ𝑖𝑑
= 0.004 𝑚𝑚2 ,
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Figure 2.20. Transient response of passive MLP when all voltage inputs are switched on at t =
10 ns (dashed black line depicts one such input with 1ns rise time). The blue arrow depicts the
average time delay of the passive MLP (~ 180 ns) [49].

and (c) area of the diode 𝐴𝑑𝑖𝑜𝑑𝑒 = (𝑙𝑤 + 𝑙𝑠 )2 [(𝑁ℎ𝑖𝑑 × 1)] = 6 × 10−5 𝑚𝑚2 , giving us the
total area of computational core 𝐴𝑐𝑜𝑟𝑒 = 𝐴𝑠𝑦𝑛 + 𝐴𝑏𝑖𝑎𝑠 + 𝐴𝑑𝑖𝑜𝑑𝑒 = 0.028 𝑚𝑚2 . Based on
this design, we estimate that a larger 1568 - 60 -10 network (𝑁𝑖𝑛𝑝 similar to those of the
benchmark study) will occupy 𝐴𝑠𝑦𝑛 = 0.095 𝑚𝑚2 and therefore 𝐴𝑐𝑜𝑟𝑒 ≅ 0.1 𝑚𝑚2 (𝐴𝑏𝑖𝑎𝑠
and 𝐴𝑑𝑖𝑜𝑑𝑒 values remain the same). Note that these calculations assume a conservative
PLA-like design (see Figure 2.19) based on co-planar synapse and diode crossbars instead
of a fully stacked 3D configuration that is quite amenable to the proposed all-passive
hardware design [70].
To evaluate how fast passive MLPs can accomplish a single MNIST digit classification
task, we determined the average time delay 𝑇𝐷 of the network from the temporal response
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of outputs 𝑉′(0) to 𝑉 ′ (9) to the sudden turn-on of all input and bias voltages are switched
at 𝑡 = 10 ns (assuming 1ns rise time). From Figure 2.20, we see that all outputs reached
steady states approximately 180 ns after stimulation (dashed black line) giving us 𝑇𝐷 =
180 𝑛𝑠. With regards to power consumption, we find, based on the nodal voltages and
branch currents, that passive MLP consumes an average static power 𝑃𝑎𝑣 = 134 𝑚𝑊
during a single classification task. Note that due to the prohibitively high computational
costs associated with distributed modeling of nanowire-related parasitic elements for large
crossbar architectures, we have not accounted for the nanowire resistances (𝑅𝑤𝑖𝑟𝑒 ≅
4Ω/𝑐𝑒𝑙𝑙 ) and capacitances (wire-substrate and wire-wire estimated at few tens of
attofarads [58]) in our speed and power simulations. Based on literature-reported wire
delays (for 5nm resistive crossbars) of a few nanoseconds [58], [71], we expect the total
delay in all-passive MLPs to marginally exceed 180ns. These nanosecond wire delays
favorably suggest that all- passive MLPs can retain their speed advantage at smaller scales
too. Also, since 𝑅𝑤𝑖𝑟𝑒 (4Ω) is quite small compared to the most conductive resistor
(2000 Ω), we expect its power dissipation to be relatively small as well. However, for
crossbars with much smaller nanowire widths (~ 5nm -15nm), maintaining a reasonable
output voltage level in the presence of high 𝑅𝑤𝑖𝑟𝑒 will require increasing the input and bias
voltages.
Compared to the state-of-the-art in “active” neuromorphic implementations [72], we find
that passive MLPs are 6.7 times more power-hungry, 2.4 times faster (ideally), and up to 3
times more compact. Based on (a) and (b), we also estimate the average power-delay
product, 𝐸𝑎𝑣 = 𝑃𝑎𝑣 𝑇𝑀𝐿𝑃 = 24 𝑛𝐽 per MNIST digit, which is almost 2.7 times that of the
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selected benchmark. Note that these comparisons are optimistic since they do not include
overheads from the output amplification stage. Based on their speed advantage, all-passive
neuromorphic systems can be useful in real-time vision applications that require low
latency information processing systems for autonomous lane detection [73], obstacle
avoidance [74], [75], and event-driven motion prediction [76]. Looking ahead, we expect
the next generation of all-passive SMLPs to be capable of unsupervised learning but we
reckon this will require integrating peripheral active circuits that can calculate partial
derivatives and modify network weights and biases as part of executing the
backpropagation training algorithm in real-time [20], [32], [58], [77].
2.8 All-Passive XOR Classifiers with Binary Synaptic Weights
Although low bit-precision synapses impact classification accuracies unfavorably and
typically require more resources to achieve similar performance levels as their higher bitprecision counterparts, they are more amenable to facile fabrication approaches. More
specifically, they offer greater flexibility to a wider range of active memristive materials
and a higher level of robustness against soft defects. In this context, binary-weighted
networks serve as a good starting point for the physical proof-of-concept demonstration of
all-passive neuromorphic hardware. Accordingly, we consider the prospect of building allpassive binary-weighted classifiers for the XOR pattern recognition task.
As illustrated in Figure 2.21, the all-passive neuromorphic hardware (with binary
synapses) must distinguish the clusters of blue squares and red stars from each other by
identifying the decision boundary that separates points corresponding to y =1 from those
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Figure 2.21 Illustration of the XOR classification problem. Here, X1 and X2 are the two
digital inputs and the results of X1 XOR X2 for all four pairwise combinations of X1 and
X2 i.e. (0,0), (0,1), (1,0), (1,1) are highlighted using red stars, when X1 XOR X2 is high,
and blue squares when X1 XOR X2 is low.

yielding y = -1. To achieve this, we first trained a 2 – 2 – 1 feedforward neural network
using the well-known binary – connect training algorithm [78]. As outlined in Figure 2.22,
this involves retaining the high-precision weights for the forward-pass and binarizing
weights (+1 or -1) using the signum function. Given the small size of the dataset i.e. only
Step 1: Forward propagation using binarized weights
Binarize 𝑾𝒃 = sgn (𝑾𝒕 ). Forward propagate the signal to estimate error.
Step 2: Backward propagation (use binarized weights)

Calculate partial derivatives of error function w.r.t each binarized weight.
Step 3: Parameter Update (use full precision weights)
𝜕𝐶
⃗⃗𝑡+1 = 𝐵
⃗⃗𝑡 − 𝜂 𝜕𝐶
Update weight : 𝑾𝑡+1 = 𝑐𝑙𝑖𝑝 (𝑾𝑡 − 𝜂 𝜕𝑾 ) and bias: 𝐵
⃗⃗
𝜕𝐵
𝒃

𝑡

Figure 2.22 Training algorithm for binary connected ReLU networks. Note how the weight
update step utilizes the full precision weights whereas forward propagation is performed with
binarized versions of the parameters updated in the previous training iteration [76].
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(a)

(b)

Hidden 1
Output 1
Hidden 2

Hidden 1

Hidden 2

Input 2

Input 1

Figure 2.23 Optimal weights of the 2 – 2 – 1 software MLP where (a) corresponds to the
hidden layer connections whereas (b) corresponds to output layer connections. Note that
clipping the weight as part of training ensures that all weights are either -1 or 1.

four unique input combinations shown in Table 2.2, all of it was used for training. Figure
2.23 provides a map of the optimal binary weights for the software-trained XOR network
that demonstrated 100% classification accuracy (all optimal biases were identically equal
to zero). Using the weight-conductance transformations in Section 2.3, the PVS resistors
encoding the software weights in Figure 2.23 were determined; see the circuit in Figure
2.24 for their optimal values. The parameters Gsum = 0.012, λ = 32, and γ = 360 served as
the design targets for the fabricated binary synapses in Chapter 3. Note that the
Table 2.2 The XOR Truth Table
X1

X2

X1 XOR X2

0

0

0

1

0

1

0

1

1

1

1

0
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Figure 2.24 The all-passive binary XOR classifier circuit. Note that the resistance encoding
of hidden and output layer weights in this figure assumes Gsum = 0.012, λ = 32, and γ = 360.

performance of XOR classifiers is largely insensitive to the exact values of λ and γ unless
these parameters are smaller than a critical level. Therefore, the choice of λ = 32, and γ =
360 is one among the many feasible combinations that could yield a perfect accuracy score.
Note how the SPICE simulation results in Table 2.3 confirm the XOR classification
capability of the all-passive circuit in Figure 2.24.
Table 2.3 SPICE Simulation of All-Passive XOR Classifiers.
Vin1

Vin2

Vin3

Vin4

Vout (Vbias =0.9V)

0V

0V

0V

0V

30 mV

0V

2V

2V

0V

450 mV

2V

0V

0V

-2V

450 mV

2V

2V

-2V

-2V

30 mV
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2.9 Summary
This chapter put forth all-passive circuits for artificial synapses (PVS) and neurons (PRN)
and then demonstrated how these building blocks can be combined to form a single hidden
layer feedforward neural network. The main finding underlying this chapter is that loading
effects prevalent in a “passive” network of PRNs can be suppressed via an optimal choice
of synaptic conductances to the extent that it does not significantly impact classification
performances. We note that the move to simplistic design came at the cost of higher power
consumption and susceptibility to noise. All-passive classifiers achieved 95.4% accuracy
on the benchmark MNIST dataset, and a first-order evaluation of their hardware
specifications revealed their promise for applications demanding high speeds. In part due
to the lack of inter-layer isolation, all-passive classifiers exhibited large performance
declines with defect rates, particularly in the case of “short” diodes and “short” resistors;
hence, a multi-pronged strategy was developed to significantly boost their defect resilience.
Binary – weighted passive neural networks with reliable and easy to fabricate ReRAM or
resistive switches were able to faithfully classify the digital XOR dataset and this result
will be used in the following chapter for demonstrating a “physical proof of concept” of
binarized all- passive neuromorphic classifiers.
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CHAPTER 3 FABRICATION OF NON – PROGRAMMABLE ALLPASSIVE XOR CLASSIFIERS
3.1 Background
A physical instantiation of the proposed all-passive neuromorphic hardware design
requires developing methods for fabricating resistive synapses and diode-resistor rectifier
neurons. Conventionally, these components are realized using optimized sputter deposition
or atomic layer deposition processes that provide exquisite control over material
composition at the nanoscale. Although these approaches have delivered remarkable device
performances and reliability, the need for sophisticated fabrication tools makes them
capital-intensive and thereby costly.
The manufacturing methods developed in this chapter serve as a facile and inexpensive
alternative to fabricating proof-of-concept all-passive, non-programmable, binaryweighted XOR classifiers. The main objective of this chapter is to demonstrate that our allpassive proposition is hardware-feasible, and hence, we did not seek to optimize the
footprint of the fabricated circuits. In addition to characterizing the electrical properties of
resistive synapses and diode neurons, we also studied the impact of device-to-device
variances in I-V characteristics of diodes on the classification performance of the fabricated
XOR circuit.
3.2. Graphite – based Resistive Synapses
To realize input synapses with target resistances (see Figure 2.24), we fabricated vertical
resistors using Ted Pella’s PELCO® graphite paint – a proprietary dispersion of graphite
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flakes (~ mean size 1µm) and cellulose resin binder in isopropanol (IPA) solvent. A high
loading percentage of graphite colloidal microparticles (~ 20%) ensured that the dried paint
was very conductive. Figure 3.10 illustrates the procedures involved in fabricating the
input synapses, and the following text provides a detailed run-through of the same.
1. Two separate 0.005” thick polyimide films (polyimide with adhesive backing)
were spin-coated with Ted Pella’s “Fast Drying Silver Paint”, a dispersion of fine
(a)

(b)
Silver electrode

(c)

Graphite Paint

Figure 3.1 Fabrication process flow for hidden layer synapses. (a) bottom silver electrode,
essentially a polyimide film with spin-coated silver paint (b) creation of a well between the top
and bottom silver electrodes via a hole - patterned silver - coated polyimide spacer film, and (c)
graphite ink filled hole provides a conductive pathway between the top and bottom electrodes.
63

silver flakes in methyl iso-butyl ketone, at a speed of 2000 RPM. One of these was
used as the bottom electrode, as shown in Figure 3.1(a), and the other was
employed as a spacer.
2. The spacer was patterned with 0.7mm diameter center hole via CO2 laser ablation
(speed = 30% of max, power = 100% of max). Sticking this film onto the bottom
silver electrode prepared in step 1 led to the Ag – polyimide film (with hole) - Ag
sandwich structure in Figure 3.1 (b).
3. Lastly, filling the hole with a drop of graphite ink established a resistive pathway
between the bottom and top silver electrodes (see Figure 3.1(c)).
Figure 3.2 confirms the linearity of a representative synapse with R = 360 Ω. We found
that the resistors fabricated in the same batch exhibited variations, and we speculate that
the following reasons underlie this observation: (a) due to the fast drying nature of the ink,

Figure 3.2 The I – V characteristic of a representative hidden synapse. The linearity in current
response confirms the suitability of graphite-ink based synapses for hardware
implementations.
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the exact volume of dispensed ink volume varies from sample to sample and (b) the shortest
due to the compliant adhesive backing on the polyimide film, the distance between the top
and bottom electrodes could vary across samples. Overall, with accurate dispensing, we
were able to consistently achieve resistances in the range of 200 Ω – 500 Ω. Also, these
values were found to remain stable for several weeks following their preparation.
To fabricate the output PVS synapses and PRN ground resistors according to Figure 2.24,
we utilized a two-part conductive epoxy EPOTEK 377H containing 40µm graphite
microparticle (maximum particle size) fillers in a proprietary epoxy formulation. Figure
3.3 illustrates the fabrication of cross-point ground resistors and output synapses, and the
following text details the processing methods:
1. For both ground resistors and output synapses, two separate 0.005” thick polyimide
films were spin-coated with Ted Pella’s “Fast Drying Silver Paint” at 2000 RPM.
As seen in Figure 3.3 (a), one of these was used as the bottom electrode, whereas
the other was reserved as a spacer.
2. The spacer was patterned with center holes (diameter = 1.75 mm for output
synapses, and diameter = 3.5 mm for ground resistors) using a CO2 laser. The
carbon residues resulting from laser ablation were cleaned using acetone, IPA, and
water, followed by cleaning with Tex wipes to remove remnant debris (see Figure
3.3 (b)). Next, this patterned spacer was aligned and stuck onto the silver-coated
polyimide film prepared in step 1. After sticking the two films together, the stack
was cleaned using a nitrogen gun. To ensure good adhesion between the films, it
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was found necessary to eliminate any surface wrinkle and/or air pockets that
formed during the sticking process. These deformities typically encouraged
interface delamination during subsequent thermal processing.
3. To maintain a consistent interfacial area between the top silver electrode and the
graphite-based epoxy, the top contact was defined using a “thin” polyimide film
(0.001” thickness) mask which was patterned with a 6 mm diameter center hole,

(a)

(c)

(b)

(d)

Figure 3.3 Fabrication process flow for output synapses and ground resistors. (a) bottom silver
electrode, essentially a polyimide film with spin-coated silver paint (b) creation of a well
between the top and bottom silver electrodes by way of a hole - patterned silver - coated
polyimide spacer film, and (c) the hole filled with graphite epoxy establishes a conductive
pathway between the top and bottom electrodes.
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as seen in Figure 3.3 (c). While adhering the mask layer to the spacer layer, care
was taken to ensure proper alignment of the holes in the spacer and mask layers.
4. Next, a batch of graphite-epoxy was prepared by stirring parts A and B manually
(in their respective bottles) for about 5 minutes, and then hand mixing
approximately 2.5 grams of each (i.e. 1:1 ratio by weight). To achieve better
homogenization, the mixture was stirred using a magnetic stir bar for 5.5 hours at
100 RPM. Next, the prepared graphite-epoxy was degassed for an hour with
intermittent venting (~ once every 15 minutes) to remove the agglomerated
bubbles. To improve repeatability, the following precautions were adopted: (a) due
to solvent evaporation, parts A and B of the epoxy tended to become concentrated
over time. Therefore, thorough mixing of both parts was found to be critical to
reducing the variations in sample-to-sample resistances; (b) vigorous stirring often
resulted in bubble entrapment, and this issue intensified with time due to the slow
but sustained release of byproducts from the epoxy curing process. Thus, it was
necessary to hand mix at low shear rates and adopt low mixing speeds on the stirrer.
5. The degassed epoxy was transferred into the hole fabricated in step 2. These “precured” synaptic pre-forms were then cured in an oven at 150℃ for 1.5 hours. If the
precautions described in steps 2 and 3 were followed, the fabricated synapses
typically exhibited little to no underflow.
Processing a fresh batch of graphite-epoxy according to the above steps produced output
synapses (1.75mm diameter hole) in the range of 8 kΩ – 20 kΩ and ground resistors
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(3.5mm diameter hole) in the range of 30 kΩ – 60 kΩ. However, in contrast, resistors
fabricated from an old batch of epoxy (~ couple months) demonstrated an opposite trend
i.e. resistors with 3.5mm diameter holes were smaller than those with 1.75mm diameter
holes. We speculate that this confounding result, as well as the relatively large resistance
ranges, originated from the following interrelated issues namely, (a) aging of the
conductive epoxy led to increases in viscosities over time, and this precluded a
homogeneous distribution of graphite particles in the epoxy; (b) the “passive” curing of
epoxy during the long stirring period (5.5 hours) may have contributed to nonhomogeneities and synapse-to-synapse variations and (c) variations in contact resistance
due to the discrete nature of contacts between graphite particles in the epoxy and the
electrodes.
It is worth appreciating the implications of the peculiar “mushroom-like” structure of
vertical resistors in Figure 3.3 on the bulk conductivity patterns in the epoxy - the field

Figure 3.4 The I – V characteristic of graphite epoxy - based ground resistors. The observed
linearity in current response and tolerable variance in resistance values across a batch of five
ground resistors confirms its suitability for hardware implementations.
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lines away from the edge of the holes contribute less to the overall resistance than those
near the edge. We speculate that compared to patterns with large holes, those with smaller
holes tend to be better utilized because a larger fraction of the overall epoxy volume (and
hence a higher density of electric field lines) resides near the edges, thereby contributing
more effectively to interelectrode conduction. Although the resistances prepared with the
fresh epoxy were found to support this hypothesis, we concede that detailed COMSOL
simulations would be necessary to fully confirm the validity of our proposition. Note that
our lack of understanding of the hole diameter – resistance relationship did not preclude
system-level demonstrations since ground resistors or output synapse resistors fabricated
from the same batch of epoxy typically displayed a similar range of values.
Figure 3.4 highlights the linear I-V characteristic of graphite epoxy-based resistors; their
stability over time is indicated in Figure 3.5. Although it is difficult to ascribe a definitive
reason for the trend in Figure 3.5 it is apparent that over the two-week window, there was

Figure 3.5 Retentivity of a representative ground resistor over two weeks. Most resistors
became more resistive with time (approximately 10% over two weeks).
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an approximately 9% increase in the resistance relative to its value measured on the day of
preparation. Interestingly, this time-dependent drift toward larger resistances appeared to
be consistent across all resistors (results not shown here) prepared from the same batch of
epoxy on the same day as the sample investigated in Figure 3.5.
3.3. PEDOT: PSS - AZO Diode Neurons
The goal of building reliable diodes from simple, easily accessible, and relatively low-cost
materials narrowed the search of n-type and p-type materials to Millipore Sigma’s highconductivity grade PEDOT: PSS and aluminum-doped zinc oxide, hereafter referred to as
“AZO”, respectively. For a detailed understanding of the operating principles of PEDOT:
PSS – ZnO diodes, we direct the readers to previous works in this area [79]–[81].
Whereas drop-casting enabled relatively thick PEDOT: PSS films (thickness was not
measured), we explored both sputtering-based and NP ink-based approaches to realizing
AZO thin films. Figure 3.6 describes diodes fabricated using RF sputtered AZO thin films
whereas the text below details the fabrication steps.
1. A glass slide was cleaned in 4:1 dilute hydrochloric acid followed by brief
immersions in solvent and water baths. As shown in Figure 3.6(a), using polyimide
tape as a shadow mask, we adopted the e-beam evaporation route to deposit a 10
nm titanium (Ti) adhesion layer, immediately followed by (i.e. without breaking
vacuum) 120 nm thick conductive Au electrodes. To ensure the films were of high
quality, the base pressure in the deposition chamber was maintained below 3E(-6)
torr.
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(a)

(d)

(b)

(e)

(c)
Au

Cr

Glass Substrate

AZO

Figure 3.6 Fabrication process flow for RF sputtered PEDOT: PSS - AZO p-n junction diodes.
(a) e -beam evaporate 200nm thick bottom gold electrode (b) RF sputter deposition of the ‘n’
type AZO thin film atop the bottom gold electrode (c) hole-patterned gold-coated polyimide
spacer film adhered to the AZO layer (d) drop casting high conductivity ‘p’ type PEDOT:PSS
ink and (e) cross-section of the vertical diode structure.
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2.

Using polyimide tape as a shadow mask, the AZO thin film was deposited via RF
sputtering. Since the overall diode quality depends strongly on the level of
contamination in the AZO film, it was necessary to “prime” the system by coating
the entire sputtering chamber with a thin layer of AZO before the actual deposition
run. For this “priming” sequence, the chamber was pumped down to base pressure
of 3E(-6) Torr, and thereafter a 200 W RF power was applied to the target for 10
minutes while maintaining a “deposition” pressure of 10 mTorr. Following the
priming step, the target was cleaned again (200 W RF power for 3 minutes) before
executing the deposition sequence (200W power for 120 mins). Since the film was
deposited in an Ar gas environment, we speculate that they were non-stoichiometric
and intrinsically n-doped due to the presence of O2 vacancies. As illustrated in
Figure 3.6 (b), these films typically appeared “violet”, and the diodes fabricated
using these films displayed good rectifying properties. We found that the AZO film
color was sensitive to contamination levels, often appearing greenish instead of
violet when the “chamber priming” and “target cleaning” steps were skipped. We
observed diodes fabricated with these green AZO films displayed poorer rectifying
ratios as compared to those with violet tones.

3. To fabricate the top electrode, a 6 mm x 6 mm polyimide spacer film (thickness =
0.002”) was coated with Ti (10 nm) – Au (120 nm) metal stack using e-beam
deposition (like step 1). A 1 mm diameter through-hole was cut out from the center
of this film using a CO2 laser (15% of maximum power and 30% of maximum
speed). Using a tweezer to apply light pressure, the spacer was carefully stuck onto
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AZO film prepared in step 2, making sure the latter does not crack (see Figure
3.6(c)).
4. As shown in Figure 3.6 (d), a 5 µL volume of 10:1 diluted high conductivity (3 – 4
wt %) PEDOT: PSS solution was injected into the well that was prepared in the
previous step. Then, the film was annealed at 80℃ for 20 minutes to remove excess
water and improve film conductivity. Figure 3.6 (e) highlights the cross-sectional
profile of the vertical PEDOT: PSS - AZO diode. Note that since the PEDOT: PSS
solution is typically acidic with pH < 7, it tended to etch the AZO film [82]. We
observed that using concentrated (5:1) or large volumes (Vdcast > 5 uL) of PEDOT:
PSS solutions often led to performance degradations in the form of low rectifying
ratios. Based on the performances of fabricated diodes, we found that sputtering
the AZO target for 2 hours (as in step 2) produced sufficiently thick films capable
of resisting complete etching in 10X diluted PEDOT: PSS solution. We also noticed
that smaller hole diameters up to 1 mm typically resulted in higher ON-to-OFF
current ratios, where the ON and OFF currents were measured at 2V and -2V
respectively. For smaller holes, we observed an exacerbated coffee-ring effect that
frequently led to poor coverage of the hole by PEDOT: PSS thin films. Diodes
fabricated in this manner were often unreliable and exhibited resistor-like linear IV characteristics.
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Figure 3.7 The rectifying I -V characteristics of four PEDOT: PSS (ink) - AZO (RF sputtered)
p-n junction diodes obtained from the current response to a -2V to 2V DC voltage sweep.

Figure 3.7 shows the rectifying properties (measured on the day of preparation) of a few
representative PEDOT: PSS - AZO diodes (D1 to D4). We speculate the dependence of
AZO film thickness on the relative positioning of the sample with reference to sputtering
target as well as natural variations in the dopant concentration to be among the key factors

Figure 3.8 Overnight deterioration in the rectifying ratios of PEDOT: PSS (ink) - AZO (RF
sputtered) diodes.
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Figure 3.9 The circuit model used to fit the experimental I-V characteristics of PEDOT: PSS
- AZO diodes. Here, D is the default SPICE diode whose saturation current Is, and ideality
factor n were variable parameters in the fitting routine provide in Appendix I. The diode
shunt resistance RSH represents the leakage currents that bypass the junction, whereas the
series resistance RS denotes the finite forward-bias resistance of the diode.

responsible for the observed variations in diode performances. Comparing the solid green
and black lines to their dotted counterparts in Figure 3.8, we infer that the fabricated diodes
became “less rectifying” overnight. To determine the diode parameters namely, the reverse
saturation current IS, the series resistance RS, ideality factor n, and shunt resistance RSH,
the experimental diode I-V data in Figure 3.7 was fit to the circuit in Figure 3.9 using
Lambert’s W function. Table 3.1 provides the empirically-determined diode parameters for
D3 and D4 while Figures 3.10 (a) and (b) describe the quality of fits.

Table 3.1 SPICE Parameters for Diodes D3 and D4.
Diode #

n

Is (nA)

Rs (kΩ)

RSH (MΩ)

D3

10.3

247

3.1

3.95

D4

6.5

15

4.0

1.8
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Figure 3.10 Quality of the empirical diode I-V fits for two PEDOT: PSS (ink) - AZO (RF
sputtered) diodes in (a) and (b). Here, the solid blue lines are experimental data whereas the
red dots are predictions of the fitting routine provided in Appendix I.
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Compared with the sputter-deposition, ink-based processes do not require sophisticated
deposition equipment; as a result, they are simple and cost-effective for large-area
fabrication. Hence, an alternative AZO ink-based fabrication process was established and
the performances of these diodes were measured against those of their sputter-deposited
counterparts in Figure 3.7. Accordingly, AZO nanoparticle-based ink and high
conductivity PEDOT: PSS ink (3-4% by weight in H2O) were purchased from Sigma
Aldrich and stored in a refrigerator until 30 minutes before usage. To improve the electrical
conductivity of the PEDOT: PSS film, the original PEDOT: PSS ink was mixed with IPA
in a 1:1 volume ratio [83], [84], a modification that we hereafter refer to as PEDOT:
PSS/IPA. Figure 3.11 outlines how these inks were processed to form the final p-n junction
diodes whereas the text below details the nuances of each fabrication step.
1. A polyimide film (0.002” thickness) was cleaned using IPA and then coated with
PEDOT: PSS / IPA via spin coating at 2000 RPM for 60 s. To improve film
conductivity, the ink-coated film was annealed on a hotplate at 110 ℃ for 40 mins.
To ensure a thick conformal film coating with high in-plane conductivity, the spin
coating and annealing steps were repeated five times (see Figure 3.11 (a)).
2. To prepare a homogenized dispersion of AZO nanoparticles, the bottle containing
the ink was sonicated for two minutes before spin-coating. A reasonable amount
of this well-dispersed ink was pipetted onto the PEDOT: PSS film prepared in the
previous step (now masked with polyimide tape at the edges) and then spread
across the entire PEDOT: PSS film via spin-coating at 2000 RPM for 60 s. The
nanoscale AZO thin-film prepared thereby was annealed on a hot plate at 120 ℃
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(a)

(d)

(b)

(e)

(c)

Graphite ink

Kapton

Kapton

PEDOT: PSS
/ IPA

AZO ink

Figure 3.11 Fabrication process flow for PEDOT: PSS (ink) - AZO (NP ink) p-n junction
diodes. (a) spin coating high conductivity ‘p’ type PEDOT:PSS ink (b) spin coating ‘n’ type
AZO nanoparticle ink over the PEDOT:PSS layer (c) hole-patterned silver-coated polyimide
spacer film adhered to the AZO layer (d) drop casting graphite ink inside the well formed
between the top silver electrode and the AZO layer This step establishes an electrical connection
between the AZO layer and the top silver electrode (e) cross-section of the vertical diode
structure.

for 300 s. Given that the concentration of PEDOT: PSS inks were 3-4%, it is
reasonable to expect each spin-coated layer to have a non-uniform thickness in the
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range of few to tens of nanometers (not measured); as a result, it was found
necessary to repeat the coating – annealing process described above at least ten
times in order reliably achieve diode-like rectifying I-V characteristics. In contrast,
AZO films prepared with fewer than 5 spin-coated layers often displayed linear IV characteristics.
3. The silver top electrode was realized using a silver-coated polyimide film (0.002”)
with a center hole patterned in it (see Figure 3.11 (c)). For this, the polyimide film
(with silicone adhesive on one side) was cleaned with IPA and then coated with
Ted Pella fast-drying silver via spin coating at 2000 RPM for 60 s. Using a CO2
laser, a 1 mm through-hole was ablated at the center of this silver-coated polyimide
film. After removing the carbon debris, the hole-patterned polyimide film adhered
carefully and gently to the nanoscale AZO films fabricated in the previous step.
4. Finally, the through-hole patterned in the above step was filled with Ted Pella
PELCO graphite ink (the same ink used for fabricating the input synapses),
ensuring that it overflowed onto the top silver electrode. The resultant PEDOT:
PSS – AZO – graphite ink – silver electrode produced reliable rectifying
characteristics. Note that using Ted Pella fast-drying conductive silver ink instead
of PELCO graphite ink frequently led to “shorted” diodes with linear instead of
rectifying I-V characteristics. We speculate that the aggressive nature of the silver
ink solvent was responsible for these defects. Figure 3.11 (d) shows the diode
structure topped with graphite ink, and Figure 3.11 (e) highlights its cross-sectional
profile.
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Figure 3.12 The rectifying I -V characteristics of four PEDOT: PSS (ink) - AZO (NP ink) p-n
junction diodes obtained from a -1V to 1V DC voltage sweep.

Figure 3.13 Degradation in the performance of a representative PEDOT: PSS (ink) - AZO (NP
ink) diode due to the application of relatively large voltages. Subjecting the diode to a -2V to
2V DC sweep (dotted red) following a -1V to 1V DC sweep (solid blue) lowers its rectification
ratio; compare the solid green line (post high-voltage stressing) with the solid blue line (pre
high-voltage stressing).
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Figure 3.14 Observed overnight variations in the rectifying ratios of AZO (NP ink) - PEDOT:
PSS (ink) diodes.

Figure 3.12 confirms how the ink-based diodes (Di-1 to Di-4) fabricated using the above
steps achieved typical rectification ratios i.e. the ratio of the current measured at 1V to that
measured at -1V, in the range of 10 – 45. Note while these values are much lesser than
those of the state-of-the-art microfabricated polysilicon-based and metal-oxide diodes, they
are comparable to the RF-sputtered AZO -based diodes discussed earlier in this section.
Notably, it was observed these ratios decreased substantially when the diodes were
subjected to larger potentials around 2V; Figure 3.13 shows how the rectifying ratio
following a high voltage (HV) sweep (solid green line) was observably lower than its value
recorded before the HV sweep (solid blue line). In addition to the fact that nanoscale
Table 3.2 SPICE Parameters for Diodes Di3 and Di4.
Diode #

n

Is (nA)

Rs (kΩ)

RSH (kΩ)

Di3

3.1

6.0

0.61

188

Di4

2.7

1.76

0.63

32
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thicknesses of AZO films make them naturally susceptible to degradation under high
electric fields, it is important to note that PEDOT: PSS films are also relatively unstable
under high currents, displaying noticeable swelling when subjected to potentials exceeding
1.5 V. In comparison to the AZO-sputtered diodes, ink-based displayed complicated
stability profiles i.e. performance variations with time. While for diodes such as Di4, the
rectification ratio decreased following the day of preparation, others such as diode Di3
exhibited the opposite trend i.e. its rectification ratio increased with time. Figure 3.14
illustrates how the reverse saturation current (measured at -1V) and the forward current
(measured at 1V) decreased for the diode Di3, while for Di4, the forward current remained
similar despite a marked increase in the reverse saturation current. A detailed
characterization of the diode with respect to its material composition and SEM crosssectional views would be necessary to derive a better understanding of this seemingly
anomalous trend. Relevant SPICE parameters of diodes Di3 and Di4 were obtained by
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Figure 3.15 Quality of the empirical diode I-V fits for two AZO (NP ink) - PEDOT: PSS (ink)
in (a) and (b). Here, the solid blue lines are experimental data whereas the red dots are
predictions of the fitting routine in Appendix I.

fitting their I-V characteristics in Figure. 3.14 (day 2 results) to the circuit model in Figure
3.9; Table 3.2 provides the parametric values while Figures 3.15 (a) and (b) describe the
quality of I-V fits for Di3 and Di 4 respectively. Compared to diodes fabricated with
sputtered AZO films, all ink-based diodes displayed distinct advantages namely, higher
conductivities e.g. compare the forward currents at 1V in Figure 3.7 versus that in Figure
3.12 or compare the series resistance Rs in Table 3.1 with its value in Table 3.2, simple
means of fabrication i.e. spin coating versus RF sputter deposition, and low cost. These
attributes compelled their adoption in the making of all-passive XOR classifiers.
3.4. Ink-based All-Passive XOR Classifier
Using (a) the design of PVS and PRN subcomponents introduced in chapter 2; (b) the
conductance maps for all-passive binary synapse XOR classifiers derived in Figure 2.24;
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(c) the fabrication methods for graphite ink-based and graphite-epoxy-based nonprogrammable synapses, and (d) the ink-based process for realizing diodes introduced in
the previous sub-section, the PVS and PRN subcomponents comprising the 2 – 2 – 1 inkbased all-passive XOR circuit were fabricated and then assembled according to the
blueprint in Figure 3.16. Figure 3.17 elucidates the discrete components comprising the
XOR classifier, and Figure 3.18 provides a photograph of the real XOR classifier circuit

Figure 3.16 Resistances of the graphite ink – based hidden synapses and the graphite – epoxy
based output synapses comprising the fabricated all-passive binary XOR classifier. Note that
their values are close to their respective targets determined by Gsum = 0.012, λ = 32, and γ =
360.

manifested by the fabrication methods discussed in this chapter. Note that we utilized
diodes Di4 and Di3 for neurons 1 and 2 respectively. The fabricated synaptic and bias
resistors for the input – hidden layer PVSs and the hidden – output PVSs displayed
variations in the 200 Ω - 300 Ω and 7 kΩ - 10 kΩ ranges respectively whereas the ground
resistors were nearly identical at 29.6 kΩ. Applying the ±2V or 0V input voltages to the
four input synapses in the manner prescribed in Table 2.2 produced the output voltages in
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(a)
Input bias resistors

GND resistor
Output synapses

Diodes

(b)

Figure 3.17 (a) Breakup of the 4 – 2 – 1 all-passive binary XOR classifier hardware into its
core components namely, the hidden synaptic and bias resistors (right), diodes (center) and
the output synaptic resistors & ground resistors (left) (b) The final “assembled” view of the
hardware XOR classifier. Note that inputs are provided via the silver top electrodes on the
right, whereas the output voltage is read out via the copper tape attached to the output synapses
on the left.

Table 3.3. The result (column 5) summarizes how the ink-based all-passive classifier in
Figure 3.18 successfully classified the four sample points comprising the XOR pattern.
Note from Table 3.3. the values of bias voltages namely, 0.6 V for neuron 1 and 1.2V for
neuron 2; this is different from the design target specified in Chapter 2 since classifiers
with 0.9V bias applied to both neurons were found unable to classify the 0, 1 and 1, 0
inputs i.e. rows 2 and 3 in Table 3.3. The underlying reason was the relative differences in
the I-V characteristics of the diodes comprising the two neurons, particularly in the
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Figure 3.18 Fabricated all-passive binary XOR classifier. Note that the entire circuit is built on
a polyethylene terephthalate (PET) substrate and is therefore flexible.

forward-biased region. From Figure 3.15 we see how diode Di4 i.e. neuron 1 was more
conductive than diode Di3 i.e. neuron 2; thus, to ensure similar DC operating points for
both neurons, neuron 2 was biased at a higher voltage than neuron 1. The combination of
0.6V and 1.2V worked better than a choice with lower relative differences in bias
potentials; higher relative differences in bias voltages e.g. 0.3V and 1.5V did not lead to
higher voltage margins between the first and last samples i.e. rows 3 and 4. The
experimentally obtained output voltages i.e. column 5 was found to be similar to results
from the SPICE simulation of the circuit in Figure 3.16 i.e. column 6. Remnant
discrepancies in output voltages can be attributed to minor changes to the diode I-V post
assembly. Note that the SPICE simulations were based on the I-V characteristics in Figure
3.15 measured before the XOR assembly.
Although a more robust fabrication process capable of producing diodes with similar
electrical properties is preferred, the above result showcases how neuron biases can be
harnessed to offset fabrication-induced deviations in diode I-V. A tunable biasing strategy
endows all-passive architectures with improved tolerance to hardware imperfections; a
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Table 3.3 Output Voltages of All – Passive XOR Classifier.
Output
(N1 : 0.6V,
N2 : 1.2V)

SPICE
Output
(N1 : 0.6V,
N2 : 1.2V)

SPICE Output
(N1 : 0.9V,
N2 : 0.9V)

Vin1

Vin2

Vin3

Vin4

0V

0V

0V

0V

45 mV

85 mV

108.8 mV

0V

2V

2V

0V

237 mV

235 mV

284.3 mV

2V

0V

0V

-2V

260 mV

237 mV

197.4 mV

2V

2V

-2V

-2V

69 mV

83 mV

106.6 mV

finding that holds practical significance for large pattern classification circuits as well as
for highly interconnected neural networks realized using bottom-up fabrication
approaches. Table 3.3 confirms how the recorded output voltages for the modified biasing
scheme 0.6V for neuron 1 and 1.2V for neuron 2 agrees with the values predicted by SPICE
simulations.
3.5. Summary
This chapter presented a proof – of – concept physical implementation of a binary-weighted
XOR classifier circuit. Simple ink-based fabrication approaches for graphitic resistors and
AZO – PEDOT: PSS p-n junction diodes were presented, and their electrical properties
were investigated in detail. Although the illustrations in this chapter are nonprogrammable, they highlight an important consequence of the simple all-passive hardware
design, namely fabrication simplicity.
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CHAPTER 4 WATER-BASED CONDUCTIVE BRIDGING RANDOM
ACCESS MEMORIES FOR PROGRAMMABLE ALL-PASSIVE
CLASSIFIERS
4.1 Introduction
The previous chapter discussed ink-based fabrication approaches to building nonprogrammable classifiers. Overcoming the “non-programmable” nature of the resistive
synapses serves as the immediate next step in expanding the functionality and application
scope of all-passive neuromorphic hardware. One way to achieve this is to construct a
programmable synapse as a series combination of a non-programmable synapse and a
programmable resistive switch. Thus, the binary synaptic weight would correspond to the
effective conductances of the two serial resistors (the non-programmable resistor and the
switch resistance) for both switch-open (OFF) and switch-close (ON) cases. Given the
simplistic construction and bio-compatible make-up of the resistive graphite (ink or
epoxy)-based synapses, it would be beneficial if the resistive switch could be formed using
a bio-compatible and flexible active material, such that the entire system, in addition to
being agile and programmable, lends itself nicely to bio-interfacing applications.
Interfacing with biology demands special attention to relevant properties of the switching
material, including but not limited to flexibility, bio-compatibility, dissolvability (for
transient electronics), and ability to operate nominally in aqueous environments [85]–[87].
These requirements present a strong case for organic- neuromorphic computing systems,
promoting interest in the exploration and optimization of resistive switching phenomena in
various organic media [88]–[91]. The performance of most organic synapses remain
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sensitive to moisture, and this remains an outstanding challenge in improving their
reliability [86].
The proven advantages and widespread adoption of microfluidic biosensors [92], [93] as
well as soft bioelectronic [94]–[96] and soft robotics [97]–[99] platforms have motivated
several experimental demonstrations of memristors that utilize liquid [100]–[102] or quasi
liquid constructs [103] as the active resistive switching medium. As compared to the typical
polymer-based organic memristors, these liquid-based switches offer a more
straightforward route to fabrication and integration with soft microfluidic devices, and they
also readily satisfying the material constraints discussed previously [101], [102], [104].
Furthermore, the relatively high mobility of ions in liquids offers exciting prospects for
bottom-up fabricated memristive networks with densely 3D interconnectivity, including
brain-like, long-range, random connections [38], [39], [43]. Such networks, which have
long been envisioned as a key component of artificial intelligence [105], [106], have been
utilized in dynamic reservoir computing machines, and they have already registered
impressive performances in signal restoration tasks [43].
Motivated by these opportunities, we present, in this chapter, the concept of water-based
binary synapses via experimental results of resistive switching in Ag – H2O – Au
conductive bridging RAMs (CBRAMs). We extend earlier experimental studies on
reversible electrochemical migration of silver in aqueous [100] and acidic [101] media and
demonstrate, as a proof of concept, simple 3D crossbar implementations of 1-bit and 2-bit
water-based resistive memories. Note that since these memristors are capable of being
programmed and operated in pure DI water i.e. without supporting electrolytes, they are
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more amenable to integrated bioelectronic devices that utilize water-gated organic
transistors for biosignal transduction [107].
4.2 Concept of Ag – H2O – Au CBRAMs
The water-based switch is essentially an Ag – H2O – Au electrochemical cell comprised of
Ag (electroactive) and Au (noble) electrodes immersed in pure DI water i.e. water without
supporting electrolyte. Figure 4.1 depicts the cyclic voltammograms of a planar Ag – H2O
– Au conductive bridging RAM (CBRAM) cell (see the inset of Figure 4.1), showing how
the electrical resistance of the water-gap separation between Ag and Au electrodes,
hereafter referred to as cell resistance, can take on high or low values depending on the
sign and magnitude of the potential applied to the Ag electrode. As a part of confirming
that Ag – H2O – Au is a bipolar switch, Figure 4.1 also highlights the consistent resistance
Water

Silver paint

Gold (100 nm
250 µm thick)

Figure 4.1. Cyclic voltammograms of a 2D Ag - H2O - Au CBRAM obtained by repeatedly
sweeping voltages according to the following sequence: 0𝑉 → 1𝑉 → 0𝑉 → −1𝑉 → 0𝑉.
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decrements across ten voltage sweeps (right inset), indicating its analog operability. The
formation (anodic potentials applied to the Ag electrode) and breakage (at cathodic
potentials applied to the Ag electrode) of silver dendrites across the water-gap were found
to underlie the observed bipolar operational characteristics. Figure 4.2 shows how the cell
(a)

Silver
(Ag)

(b)

Water
(H2O)

Gold
(Au)

(c)

Figure 4.2 The OFF - to - ON transition in a planar Ag – H2O – Au CBRAM cell, where (a)
shows the initial state ; (b) highlights dendritic growth from the Au cathode (right) to the Ag
anode (left), and (c) describes the instance when a contact between the Ag anode and Ag
dendrite is established i.e. when the cell reaches the ON state.
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transitions from an initial insulating (OFF) state in Figure 4.2 (a) to a conducting (ON)
state in Figure 4.2 (c) via the growth of silver dendrite bridges. Note that the combination
of electroactive Ag and noble Au electrodes is central to the cell’s capability to toggle
repeatedly between the ON and OFF states. Choosing a pair of symmetric electrodes, such

(a)

(b)

(c)

Figure 4.3 The Ag filament growth in a planar Ag – H2O – Ag CBRAM cell; (a) and (b)
highlight the Ag dendrite bridging the two Ag electrodes, setting it to a conductive state
whereas (c) shows the difficulty in resetting the cell to its OFF state.
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as Ag – Ag implies that the dendrite formation and growth processes reverse direction with
changing the polarity of applied potentials, and this led to, as shown in Figure 4.3, a
permanent SET failure of the device since it was challenging to transition the device from
OFF to ON states via full dendrite erasure. Note that since the characteristics in Figure 4.1
depend strongly on the electric field strength across the interelectrode spacing or the “water
- gap”, it is expected that their exact form will vary across devices due to differences in
interelectrode separation and surface topographies of electrodes.
Memristor crossbars are attractive owing to their simplicity and space-saving design. For
a crossbar implementation of the Ag – H2O – Au CBRAM, we simply overlaid a silver and
a gold microwire, maintaining a coarsely defined separation (in the range of 50 – 100 µm)
between them. Then, a droplet of water was added at the cross point to fill the gap, priming
it for experiments. To test the programmability of Ag – H2O – Au CBRAMs, voltage inputs
were provided from a Gamry potentiostat (2-wire configuration) to the Ag wire which
served as the working electrode. By performing these experiments directly under an optical
microscope, we were able to monitor the cell’s electrochemical response in-situ. Figures
4.4 (a) and (b) show the applied voltage VSET and the cell’s current response respectively
during the ‘SET’ phase i.e. when the memristor was being programmed to the low
resistance ON state. We see that starting from the OFF state, where the cell resistance was
mostly determined by the low conductivity of pure DI water, application of the ‘SET’
voltage, as shown in Figure 4.4(a), led to a dramatic drop in the cell resistance. The
maximum ON-state current was limited to 2 mA by setting the compliance current Icc = 2
mA. The potentiostat was configured to operate such that when the cell becomes
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Figure 4.4. Programmability of the Ag – H2O – Au CBRAM crossbar. (a) Applied SET voltage
to the Ag electrode (b) Measured SET current (c) Applied RESET voltage to the Ag electrode
(d) Magnitude of the measured RESET current.

conductive enough i.e. the current meets compliance condition I = Icc, it would begin to
operate as a current source, supplying the limiting current I = Icc up until the voltage across
the cell, which keeps dropping during this period, reaches a predetermined lower limit Vstab
= 0.5V. We found that this additional step (not shown in Figure 4.4), hereafter referred to
as the ‘stabilization’ step provided a good balance between the conflicting demands of non94

volatility and programmability (i.e. resettable to OFF). Figures 4.4 (c) and 4.4 (d) present
the voltage scheme VRESET and the magnitude of the cell’s current response respectively
during the ‘RESET’ phase i.e. when the cell was being programmed to return to OFF state
from an initial ON configuration. We find that applying brief high-voltage pulses VH (pulse
height = -3V, pulse width = 1s, number of pulses = 5), followed by a DC input VDC = -2V
(duration = 10s) triggers a drastic increase (orders of magnitude) in the cell’s resistance, as
inferred from the plummeting current levels in Figure 4.4(d). While the high voltage
pulsing preceding the prolonged DC input is not critical to functionality, it generally led to
faster ON – to – OFF transitions, especially for highly conductive ON-states, leading to
more reliable turn-offs.
Simultaneous interrogation via in-situ optical microscopy revealed, as shown in Figure 4.5,
the sub-processes underlying the state transitions described above. These were identified
as (a) nucleation (b) “bridging” dendritic growth (c) dendrite “broadening” and (d)
dissolution. The first three processes constitute the “growth” phase, where the application
of 2V DC to the Ag anode oxidizes it, releasing soluble Ag+ ions into the water according
to the reaction Ag → Ag + + e̅. The high mobility of Ag+ ions in water and the presence of
a sufficiently strong electric field allow them to drift across the water-gap to the Au
cathode, where they reduce according to the reaction Ag + + e̅ → Ag. Following
nucleation, as highlighted in Figures 4.5 (a) and (b), these sites compete for growth.
Transport limited growth implies that the prevailing electric field amplifies any surface
irregularities, enabling the most competent of them to survive and evolve into larger
dendritic structures. With time these dendrites advance from the Au cathode toward the Ag
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(a)

VSET

VSET

Ag → Ag +
Ag + → Ag
GND

GND

RS

RS

(c)

(d)
VSET

Contact

I = Icc

VRESET

Erasur
e

Ag + → Ag

GND

GND
RS
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Figure 4.5 Sub-processes underlying the growth and dissolution of silver (Ag) dendrites
comprising of (a) Ag nucleation on Au electrode (b) transport-limited dendritic growth of Ag
trees (c) Ag dendrite contact with Ag electrode and consequent contact stabilization via dendrite
widening (d) dissolution of Ag dendrites via reverse migration of Ag+ ions toward Ag electrode.
The series resistor RS may represent unintended parasitic resistance or an intentional resistance
that provides control over the ON state resistance of the Ag – H2O – Au CBRAM cell.

anode, as illustrated in Figure 4.5 (b), and ultimately establishing contact, as highlighted in
Figure 4.5 (c). This newly formed Ag dendrite bridge, which now extends across the entire
water-gap, provides a direct electron conduction pathway between the Ag and Au
electrodes, slowing-down additional dendrite growth. However, the post-contact widening
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of contacting dendrites was found to be crucial in stabilizing the Ag dendrite – Ag electrode
contacts and in maintaining the structural integrity necessary for a reliable physical
encoding of the ON state. It is also worth noting that while thick dendrites lead to stable
ON states, they also pose serious challenges to the RESET process that is required to
programmatically revert the cell to its OFF state. These seemingly contradictory
requirements demand that the Ag dendrite – Ag electrode contact be maintained between
hard (but stable) and soft (but unstable) regimes. From an engineering viewpoint, this
requires proper tuning of the contact resistance, which we found, could be achieved through
a proper selection of compliance current Icc (2 mA in our case) and stabilizing voltage Vstab
(0.5 V in our case). We find our observations to agree with a previously published report
[108] which elaborated the role of Icc in optimizing the trade-off between non-volatility
and programmability.
In addition to Icc, it is important to note that the electric field strength plays a key role in
determining nucleation site density and dendritic morphology i.e. width of dendrites,
number of contacting dendrites, factors that directly influence this trade-off [108]. For an
appropriately chosen Icc and Vstab, we find, as shown in Figure 4.5 (d), that the cell can be
reliably reprogrammed to its OFF state via application of cathodic potentials to the Ag
electrode (see Figure 4.4 (c)). This transformation proceeds via the oxidation of Ag atoms
in the dendrite according to Ag → Ag + + e̅ and their re-deposition onto the Ag electrode
as per Ag + + e̅ → Ag. While performing the RESET procedure, we observed that applying
high cathodic potentials to the Ag electrode promoted reverse growth of Ag dendrites from
the Ag electrode toward the Au electrode. These unwanted RESET-phase Ag dendrites
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established connections with the receding SET-phase Ag dendrites, ultimately leading to a
permanent loss of programmability.
4.3 Performance of Ag – H2O – Au CBRAMs
4.3.1 State Retentivity
The ability to retain information in the absence of external power also referred to as nonvolatility is a typical characteristic of the non-diffuse type memristor. It is this longterm memory that makes synapses based on resistive switches particularly attractive for
neuromorphic hardware. To characterize its

state retentivity,

we performed

chronoamperometric studies whereby we programmed an Ag – H2O – Au CBRAM to its
ON and OFF states (using the methods described in the previous section), and then
monitored the resistance of the programmed state over 1.5 hours by measuring the current

Figure 4.6 Cyclic switching of the Ag - H2O - Au CBRAM cell. Note that the
OFF-state resistance is nominally 100 times the ON-state resistance.
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response to a ‘read’ voltage pulse VREAD (pulse height = 0.7V and PW = 10 ms). We
observed, as shown in Figure 4.6, that the Ag – H2O – Au CBRAM was able to retain ON
and OFF states with good fidelity, maintaining a large resistance ratio 𝑅𝑂𝐹𝐹 /𝑅𝑂𝑁 ≅ 100
throughout the experiment. Given that the ON state is generally more susceptible to
memory loss via thermodynamically driven dissolution of silver dendrites [108], especially
in water, we consider the results in Figure 4.6 to be particularly encouraging.
4.3.2 Cyclability
Cyclability in the context of the Ag – H2O – Au CBRAM refers to the number of times the
memristor can switch between ON and OFF states without undergoing performanceimpairing irreversible changes at the physical level. For a memristor-based NCS, good
cyclability is important from the viewpoints of network training and device lifetime. To

Figure 4.7. Cyclic switching of the Ag - H2O - Au CBRAM cell. Note that
the OFF-state resistance is nominally 100 times the ON-state resistance.
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obtain a fair initial assessment of the Ag – H2O - Au CBRAM’s cyclability, we toggle it
ON and OFF repeatedly, keeping track of the cell’s resistance after each switching event.
Accordingly, we utilized the following SET – READ – RESET – READ programming
sequence repeatedly: (a) SET: apply VSET = 2V DC to Ag electrode until current I = Icc =
1mA (b) READ: Apply a ‘read’ voltage pulse VREAD (pulse height = 0.7V and PW = 10
ms), and determine the ON-state resistance from the recorded ohmic current response (c)
RESET: Apply VHOFF ( pulse height = -3V, pulse width = 1s, number of pulses = 5 ),
followed by a DC input VDC = -2V (duration = 10s) to reset the memristor to OFF state (d)
READ: Apply a ‘read’ voltage pulse 𝑉𝑟𝑒𝑎𝑑 (pulse height = 0.7V and PW = 10ms), and
determine the OFF-state resistance from the recorded ohmic current response. As shown
in Figure 4.7, we found the Ag – H2O – Au CBRAM demonstrated good cyclability,
maintaining a nominal resistance ratio 𝑅𝑂𝐹𝐹 /𝑅𝑂𝑁 ≅ 100. We observed a slight drift in the
ON and OFF state resistances, with 𝑅𝑂𝐹𝐹 toward lower values and 𝑅𝑂𝑁 drifting toward
higher values. This trend, which becomes particularly noticeable the onset of irreversible
changes in the cell, signaling the start of a slow decline to permanent loss of functionality.
Remedying this issue will require a detailed investigation that is beyond the scope of this
work. However, we believe that the ability of Ag – H2O – Au CBRAMs to withstand 100
cycles of continuous switching reaffirms its viability and promise.
4.3.3 Scalability: a 2-bit memory array
To evaluate the prospect of building larger memories from Ag – H2O – Au CBRAM arrays,
we investigated, as shown in Figure 4.8, the simple case of a 2-bit memory that utilizes two
Ag – H2O – Au CBRAM cells, denoted switch - 1 and switch -2, in a simple 2 X 1 crossbar
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Switch -1

Switch - 2

Figure 4.8. Schematic of the 2-bit CBRAM crossbar built by
overlapping a gold wire with two silver wires.

geometry. Each of these switches was independently programmed to their ON and OFF
states using the SET and RESET procedure elaborated earlier. Once programmed, the
resistances of these two switches were measured by measuring their current responses to a
‘read’ voltage pulse VREAD (pulse height = 0.7V and pulse width = 50 ms). Since our
potentiostat did not support multiplexing, we utilized a Labview-controlled NI-RIO FPGA
platform for device programming and data acquisition. Unlike the potentiostat, this FPGAbased measurement apparatus lacked current sensing capabilities, and hence we added a
resistor RS in series with each switch (refer to Figure 4.5) to indirectly measure switch
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Figure 4.9 Programming the 2-bit CBRAM to (a) (OFF, OFF) i.e. (0 ,0) (b) (OFF, ON) i.e. (0 ,1)
(c) (ON, OFF) i.e. (1, 0) and (d) (ON, ON) i.e. (1, 1) states. The red curves highlight the repeated
read pulses applied to the switch array whereas the blue curve describes its current response.

current from the voltage dropped across RS. Relatedly, the SET phase programming was
implemented without the concluding stabilization step discussed earlier, but instead, when
compliance set in when I = Icc = 2.5mA, the voltage inputs were turned off immediately.
From Figure 4.9, we see how switches 1 and 2, both immersed in the same medium and
separated by approximately 1mm, could be independently configured to their respective
ON or OFF states; this demonstration confirms that the 2x1 crossbar array in Figure 4.8
can function as a 2-bit memory. We attribute most of the variability in ON-state resistances
between the two memristors to the relatively imprecise method of enforcing compliance
Icc.
102

Accordingly, we believe that a more robust implementation of Icc as and Vstab, using
additional peripheral circuits, will most certainly improve the uniformity and reliability of
water-based memristor arrays. Yet still, the results of Figure 4.9 are important since it
provides a proof of the concept of water-based resistive memories and lays down the
groundwork for more complex implementations of water-based memristor crossbars.
4.4. Summary
This chapter demonstrated how the otherwise failure-inducing phenomenon of moisturedriven silver electromigration can be utilized instead to build conductive bridging random
access memories in pure water using Ag – H2O – Au electrochemical cells. Backed by
observations from in-situ optical microscopy, we provided a detailed account of the subprocesses comprising state transitions, and we highlighted important parameters that
control the cell’s programmability. By demonstrating good state retentivity, switchability,
and scalability to array-level implementations, the water-based CBRAMs stand well poised
for network-level demonstrations.
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CHAPTER 5 CONCLUSIONS AND FUTURE WORK
5.1 Conclusions
Motivated by biology’s preference for simplicity and in stark contrast to prevalent CMOSbased approaches to building brain-like computing hardware, this thesis work pursued
unconventional neuromorphic circuits inspired by the following questions: (1) Can neural
networks be implemented using a dissipative circuit construction comprising of simple
passive devices only? and (2) If a simple all-passive representation of non-linear neural
networks exists, would it be possible to demonstrate a proof-of-concept physical
instantiation?
Chapter 2 of this thesis answered the first question in the affirmative by demonstrating parperformance in a benchmark task in computer vision namely, classifying handwritten
images of numerical digits. It was shown how the combination of shallow network
architectures and rectified-linear activations endow all-passive neural networks with good
classification abilities despite performance-limiting loading effects and challenges in
negative synaptic weight representations.
By fabricating resistive synapses and diode neurons from inks and assembling them into
an all-passive XOR classifier circuit that achieves a perfect score on the digital
classification task, Chapter 3 proved the feasibility of the concept of all-passive
neuromorphic hardware. To aid the transition from non-programmable computing systems
that cannot learn on the fly to programmable hardware, Chapter 4 demonstrated the
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unconventional yet neuromorphic approach of building programmable switches with water
as the active memory storage medium.
5.2. Future Work
The simplistic design and fabrication approaches to realizing all-passive neuromorphic
circuits demonstrated in this thesis serve as the foundation for advanced hardware
implementations. Keeping pace with algorithmic developments while working around or
within the constraints imposed by hardware design, especially for all-passive constructions,
makes neuromorphic computing, in general, and in-memory computing, in specific, very
active research areas at the time of this writing. Provided below are a few research problems
that could further engender the simplicity of all-passive hardware.
5.2.1 Active-Assisted Deep Neuromorphic Hardware
Deep networks typically outperform shallow learners when the functions/decision
boundaries being predicted are complex. For conventional CMOL hardware
implementations, the concomitant increase in the number of neurons implies more CMOS
– nanowire interfaces. Thus, it is reasonable to expect that replacing some “active” neurons
with their “passive” counterparts, as shown in Figure 5.1, would improve the 3D scalability
of these networks. Note that implementing negative analog weights in buried hidden layers
allows only “some” but not “all” neurons to be constructed using passive elements. In
addition to enabling hardware representations of negative weight, interleaving CMOSbased active layers periodically within the structure facilitates signal gain, which helps
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Figure 5.1 Concept sketch of a mostly-passive analog deep neuromorphic hardware having five
hidden layers of which only two incorporate active “CMOS” circuit elements.

boost network robustness to noise. This is particularly important because the outputs of
shallow learners in Chapter 2 rarely exceeded 100 mV in magnitude.
As discussed in Chapter 2 and demonstrated in Chapter 3, neural networks with binary
weights, owing to their hardware-simplicity are gaining traction in many edge applications.
In addition to offering better reliability and easier programmability, especially in RRAM –
based implementations, the concept of binary-weighed deep networks offers interesting
prospects for all-passive deep neuromorphic hardware. In contrast to analog-weighted
networks which sample from a continuous weight distribution, binary networks have only
two synaptic weight values namely, 1 and -1. This low accuracy weight scheme implies
that it could potentially allow the substitution of CMOS layers in Figure 5.1 with dynamic
memristor latch-based neuron layers; Figure 5.2 provides an illustration of a typical
memristor-based signed latch circuit inspired from the works of Snider et al. [109], [110].
Taking advantage of the hysteretic I-V characteristics of bipolar memristors, the voltage
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Figure 5.2 The circuit in the dotted box represents the memristor latch – based neuron. The top
and bottom sets of dual memristors implement positive and negative gains respectively. All
voltage sources except V1 are used to latch the four memristors to their appropriate states whereas
resistors R3, and R4&R5 represent the finite input and output synaptic impedances.

sources V2 to V5 can bias all four memristors close to their turn on; the bottom set of two
memristors are configured such M1 connected to voltage source V2 gets latched when the
input voltage (labeled in) is positive, whereas the memristor M3 connected to voltage
source V3 latches when the inputs are driven negative. The dual memristors connected to
voltage sources V4 and V5 are configured to latch similarly but they output negated forms
of the input voltage at node “in”. Figure 5.3 (a) provides an example where the input
voltage V1 < 0V, highlighting the corresponding latching voltages applied to the four
memristors in Figure 5.2. For input voltage V1 swept between -1V to 1V, the outputs at
nodes “out” and “inv” deliver latched voltages “Vout” and “Vinv” which bear the same (in
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case of node “out”) and opposite (in case of node “inv”) signs compared to V1 (see Figure
5(b)).
The next step of interconnecting the latch neurons via memristive connections demands
further attention to the process of latching since voltage drops across the voltage summers
and the proposed memristor-based neuron could interfere with the latching operation of the
latter. Note that the need for a separate latching step (see Figure 5(a)) before voltage
activation may have implications on the speed of memristor-only neuromorphic hardware.
These considerations together with achieving lower ON-state conductance should be
targeted to evaluate the applicability of simple all-memristor neuromorphic circuits for
benchmark classification tasks.

(a)

(b)

Figure 5.3 (a) Dynamic memristor latching voltage schemes, where dots represent the set of
positive gain latches, whereas the solid lines correspond to the negative gain latches. (b) Voltage
outputs of the positive gain (solid blue line) and negative gain latches (solid green line) showing
how the competing dynamics of a four memristor circuit can be utilized to implement a modified
sigmoid – like activation function.
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5.2.2 Amorphous Neuromorphic Architectures
The simple synapse and neuron design in Chapter 2, and the demonstration of water-based
resistive switches in Chapter 4 prepare a fertile ground for exploration of networks with
brain-like small-world topologies. The salient properties of such semi-random networks,
such as their relative ease of fabrication, reduced wiring costs and volumetric (as opposed
to areal) computing could provide advantages that are distinct to hardware realizations.
Figure 5.4(a) positions this relatively nascent but powerful computing paradigm in the
(a)
Neural Network Computation

Architecture

Von - Neumann

Topology

Deterministic

Circuits

Active

Neuromorphic
Deterministic
Active

(b)

Passive

Amorphous
Passive

(c)

Figure 5.4 (a) Broad discriminations of neuromorphic hardware design approaches (b) A
comparison of traditional Von-Neumann and emerging neuromorphic designs in terms of speed,
power and processing capabilities. (c) Drivers for the exploration of amorphous or semi-random
neuromorphic architectures.
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context of conventional Von-Neumann and neuromorphic approaches whereas Figure 5.4
(b) provides a straightforward comparison between them in terms of speed, power
consumption, and scalability. Figure 5.4 (c) contrasts the work presented in this thesis with
regards to the proposed next step i.e. exploration of more hardware-centric neural network
architectures e.g. amorphous or semi-random networks.

(a)

(b)

Figure 5.5 (a) A concept representation of amorphously structured neuromorphic computers,
where the blue rectangles (I1 – I5) and blue circles represent inputs, the yellow rectangles (C1
– C7) and associated circles are the control biases that must be optimized during the course of
training, and the orange rectangles as well as the orange circles denote the outputs. The grey
notes are the internal thresholding nodes whose states update synchronously at every time step
(b) A description of a simple training algorithm to identify the optimal controls or biases (C1 –
C7) that guarantee perfect predictions on Boolean pattern recognition tasks.

Inspired by the work of Lawson and Wolpert [111], initial training efforts and Monte Carlo
simulations of random network topologies yielded promising results on simple binary
datasets. An instance of an Erdos Renyi random graph, for example, the network in Figure
5.5 (a), with a total of N randomly arranged thresholding neuron nodes, random connection
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weights, and a finite number of learnable biases (denoted as the control vector C) could be
trained to execute the XOR problem using relatively simple gradient – less training
methods such as simulated annealing approach. Note that the objective of this simulation
is to find the optimal biases in the control vector C that allows the randomly architectured
network to learn a target function. Figure 5.6 shows how the network was able to achieve
100% accuracy on the XOR pattern within 500 learning iterations.
While this result highlights the promise of amorphous networks for classification tasks, the
programming paradigm will need modifications for more complicated tasks such as the
MNIST digit classification task. For these, it is likely that simply modifying neuron biases
will be insufficient to accurately approximate the decision boundaries. Also, it is known
that step – activations restrict the complexity of functions that can be accurately represented

Figure 5.6 Training error committed by the amorphous network in predicting the XOR pattern.
Note that “error” reported here simple refers to the number of cases out of the total of four that
were guessed incorrectly by the network.
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by neural networks; thus, we reckon it will be necessary to adopt ReLU activations or the
likes to synthesize more accurate piecewise linear approximations. It is important to note
that the network in the amorphous network in Figure 5.5 (a) operated in a time-stepping
manner, as evident from the equations in Figure 5.5 (b). Incorporating these delays in
unstructured hardware will pose many challenges. Considering the number of resistive
interconnections, it may be necessary to have sparsely but randomly distributed “active”
nodes within the amorphous computational matrix to boost voltages to feasible levels.
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APPENDIX I
This code developed by Martyn Wheeler (https://github.com/martynwheeler/DiodeModel)
was used to obtain the SPICE model parameters for diodes. Copyright and permission
notices are attached to the end of this code.
import numpy as np
import matplotlib.pyplot as plt
import argparse
from scipy.optimize import curve_fit
from scipy.special import lambertw
def func (VS, IS, N, RS):
#Define model for diode (see wikipedia article)
VT = 26e-3
w = lambertw((IS * RS /(N * VT)) * np.exp((VS + IS * RS) / (N * VT)))
Current = np.log10((IS * ((w * N * VT / (RS * IS)) - 1) * 1000))
return Current.real
def plot (xdata, ydata, nPoints, IS, N, RS):
#generate a point to plot
vMin = xdata[0]
vMax = xdata[len(xdata) - 1],
vRange = vMax - vMin
vMin = vMin - 0.1 * vRange
vMax = vMax + 0.1 * vRange
vStep = (vMax - vMin) / (nPoints - 1)
VS = []
ID = []
for i in range (0, nPoints):
voltage = vMin + i * vStep
current = func(voltage, IS, N, RS)
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VS.append(voltage)
ID.append(10**current)

#Plot the data and model
plt.figure().canvas.set_window_title('Plot Window')
plt.semilogy(xdata, ydata, 'r*', VS, ID, 'b-')
plt.ylabel('Current / mA')
plt.xlabel('Voltage / V')
plt.title('Diode I-V Characteristic')
plt.show()
def main ():
#set up parser for command line args
parser = argparse.ArgumentParser(prog='DiodeModel')
parser.add_argument('filename', help='Name of file containing I-V data (I in mA, V in
volts)')
parser.add_argument('-c', '--convert', help='Convert read in current to mA',
action="store_true")
parser.add_argument('-p', '--plot', help='Just plot the data and initial guess, no fitting
performed', action="store_true")
parser.add_argument('-IS', '--IS', type=float, default=1e-14, help='Initial guess at
saturation current (default = 1e-14 A')
parser.add_argument('-N', '--N', type=float, default=1, help='Initial guess at Emission
coefficient (default = 1)')
parser.add_argument('-RS', '--RS', type=float, default=10, help='Initial guess at ohmic
resistance (default = 10 ohm)')
parser.add_argument('-m', '--maxit', type=int, default=1000, help='Maximum number
of iterations (default = 1000)')
parser.add_argument('-n', '--npoints', type=int, default=250, help='Number of points in
plot (default = 250)')

114

parser.add_argument('-s', '--save', help='Save fit parameters to file',
action="store_true")
parser.add_argument('-f', '--fitfile', type=str, default="", nargs='?', help='Load fit
parameters from specified file')
args = parser.parse_args()
#Read in data from file (V in volt, I in milliamp)
xdata, ydata = np.loadtxt(args.filename, unpack=True)
if args.convert:

#Data is in A convert to mA

ydata = ydata * 1000
logydata = np.log10(ydata) #log of current to produce stable fit
#Set up initial guess
params = dict (IS = args.IS, N = args.N, RS = args.RS)
#Check if input file is given
if args.fitfile is None:

#Use default filename

fitFile = args.filename.split('.')[0] + ".fit"
try:
fh = open (fitFile, 'r')
for line in fh:
name = line.split('=')[0].strip()
value = float(line.split('=')[1].strip())
params[name] = value
fh.close()
except IOError as e:
print ("I/O error({0}): {1}".format(e.errno, e.strerror))
elif len(args.fitfile) > 0:

#Use input filename

fitFile = args.fitfile
try:
fh = open (fitFile, 'r')
for line in fh:
name = line.split('=')[0].strip()
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value = float(line.split('=')[1].strip())
params[name] = value
fh.close()
except IOError as e:
print ("I/O error ({0}): {1}".format(e.errno, e.strerror))
if args.plot:
try:
#Plot data and initial guess
Print ("Plotting characteristic with following parameters" +
"\nIS = " + str(params['IS']) + "\nN = " + str(params['N']) + "\nRS = " +
str(params['RS']))
plot(xdata, ydata, args.npoints, params['IS'], params['N'], params['RS'])
except:
print("Plotting error")
exit()
else:
#Perform non-linear least squares fit
try:
popt, pcov, infodict, errmsg, ier = curve_fit(
func, xdata, logydata, p0=(params['IS'], params['N'], params['RS']), maxfev =
args.maxit, full_output = True)
#Print converged fit parameters
print ("Fit converged in " + str(infodict['nfev']) + " iterations with the following
parameters")
printString = "IS = " + str(popt[0]) + "\nN = " + str(popt[1]) + "\nRS = " +
str(popt[2])
print(printString)
#Output parameters to file
if args.save:
print("\nWriting fit parameters to file")
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outFile = args.filename.split('.')[0] + ".fit"
try:
fh = open(outFile,"w")
fh.write(printString)
fh.close()
except IOError as e:
print ("I/O error({0}): {1}".format(e.errno, e.strerror))
#generate a plot of the fit
plot (xdata, ydata, args.npoints, popt[0], popt[1], popt[2])
except RuntimeError as e:
print ("Error – Fit did not converge, try adjusting the starting guess")
print(e)
if __name__ == "__main__":
main ()

Copyright Notice
MIT License

Copyright (c) 2020 martynwheeler

Permission is hereby granted, free of charge, to any person obtaining a copy of this software
and associated documentation files (the "Software"), to deal in the Software without
restriction, including without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom
the Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all copies or
substantial portions of the Software.
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THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
OF MERCHANTABILITY FITNESS FOR A PARTICULAR PURPOSE AND
NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
FROM OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
OTHER DEALINGS IN THE SOFTWARE.
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APPENDIX II
This code utilizes a python-based “Skidl” program (https://xess.com/skidl/docs/_site/) to
generate the all-passive hardware circuit netlist. The dependencies of this script are
provided in Appendices III and IV.
from skidl.pyspice import *
import pandas as pd
import numpy as np
from weight2conductance import W2G
from Write_hardware_params import hardparams_csv
reset ()
lamb=2
gamm=4
Gsum_H=0.004
ROgnd=1e8
diode_fdrop=0.4
Rs=286
Max_Strukov=32e-6
Min_Strukov=2e-6
Min_Gsyn=Min_Strukov/2
Max_Gsyn=2*Max_Strukov
Max_Gbias=4e-4
delG=2e-6
delG_bias=21e-6
decimals=2
R_Hid=(1/Gsum_H)+Rs
G_Hid=1/R_Hid
delR=1/Min_Strukov
Gsum_O=G_Hid/lamb
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#RHgnd=gamm/G_Hid
RHgnd=2000
#Import binary connect parameters and test data from files
df_parH= pd.read_csv("I2H parameters.csv")
df_parO= pd.read_csv("H2O parameters.csv")
df_test=pd.read_csv("Testing Data.csv")
#Convert into nD lists for using with python
parH=df_parH.values
parO=df_parO.values
test_data=df_test.values
#test_X=test_data[0:2000,1:-1]
#test_y=test_data[0:2000,-1]
test_X=test_data[:,1:-1]
test_y=test_data[:,-1]
WbH=parH[:-1,1:]
bH=parH[-1,1:]
WbO=parO[:-1,1:]
bO=parO[-1,1:]
#Extract shapes of each parameter for usage in for loops
(features,hidden)=np.shape(WbH)
(c,outputs)=np.shape(WbO)
(samples,f)=np.shape(test_X)
#Reshape parameters to be suitable for conversion into conductances
WbH=WbH.transpose()
bH=bH.transpose()
WbO=WbO.transpose()
bO=bO.transpose()
#convert soft weights into conductances
(Vin_mat, G_H, Gb_H, Vb_H, G_O, Gb_O, Vb_O)=W2G(test_X, WbH, bH, WbO, bO,
Gsum_H, Gsum_O, diode_fdrop)
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#perform analysis on each sample
Vin_pos=Vin_mat
Vin_neg=(-1)*Vin_pos
Vin=np.hstack((Vin_pos,Vin_neg))
Vb_H=np.around(Vb_H,decimals=decimals)
Vb_O=np.around(Vb_O,decimals=decimals)
Vin=np.around(Vin,decimals=decimals)
K=np.arange(1,17,1)
low_G=np.zeros((len(K)))
bins=np.zeros((len(K)))
for l in range(len(K)):
low_G[l]=Min_Strukov*(K[l]/(K[l]+1))
low_G=np.append(low_G,Min_Strukov)
for m in range(len(low_G)-1):
bins[m]=(low_G[m]+low_G[m+1])/2
bins=np.insert(bins,0,Min_Gsyn)
bins=np.append(bins,Min_Strukov)
low_G=np.insert(low_G,0,Min_Gsyn)
def Bin_Wsyn(G):
(a,b)=np.shape(G)
for i in range(a):
for j in range(b):
if Min_Strukov<=G[i,j]<=Max_Gsyn:
G[i,j]=delG*round(G[i,j]/delG)
if Min_Gsyn<=G[i,j]<Min_Strukov:
Gind=np.digitize(G[i,j],bins)
G[i,j]=low_G[Gind]
G=np.clip(G,a_min=0,a_max=Max_Gsyn)
return G
def Bin_Wbias(Gb,k):
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f=len(Gb)
for m in range(f):
if Min_Strukov<=Gb[m,0] <=Max_Gsyn:
Gb[m,0] = delG*round (Gb[m,0]/delG)
if Min_Gsyn<=Gb[m,0] < Min_Strukov:
Gbind=np.digitize(Gb[m,0], bins)
Gb[m,0] = low_G[Gbind]
if Max_Gsyn <Gb[m,0] <=Max_Gbias:
Gb[m,0] = Max_Gsyn+(delG_bias*round((Gb[m,0]-Max_Gsyn)/delG_bias))
Gb=np.clip (Gb,a_min=0,a_max=Max_Gbias)
return Gb
G_H = Bin_Wsyn(G_H)
G_O = Bin_Wsyn(G_O)
Gb_H = Bin_Wbias (Gb_H,k=1)
Gb_O = Bin_Wbias (Gb_O,k=0)
Rb_H = np.around(np.reciprocal(Gb_H))
Rb_O = np.around(np.reciprocal(Gb_O))
Vin_max = np.amax(Vin_pos)
VbH_max = np.amax(Vb_H)
VbO_max = np.amax(Vb_O)
GH_min = np.amin(G_H[G_H!=0])
GO_min = np.amin(G_O[G_O!=0])
GbH_min = np.amin(Gb_H)
GbO_min = np.amin(Gb_O)
#Initialize object lists (for storing circuit elements) and numerical lists (for storing
values)
vbH = []
vbO = []
vin = []
dH = []
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rH = []
rO = []
rHgnd = []
rbH = []
rOgnd = []
rbO = []
voutput = []
vout=np.zeros((samples,outputs))
Labels = [0]*samples
#Intialize variables that will flatten the I2H and H2O weights
c=-1
s=-1
f=-1
for i in range(hidden):
rHgnd.append (R (value = RHgnd@u_Ohm))
rHgnd[i][2] += gnd
dH.append(D(model='YooDiode'))
dH[i]['n'] += rHgnd[i][1]
vbH.append(V (dc_value = Vb_H[i,0] @u_V))
rbH.append(R (value = Rb_H[i,0] @u_Ohm))
vbH[i]['p'] += rbH[i][1]
vbH[i]['n'] += gnd
rbH[i][2] += dH[i]['p']
for j in range(2*features):
c=c+1
if c<2*features:
vin.append(V(dc_value = Vin[0,j] @ u_V))
if G_H[i,j]>=Min_Gsyn:
f=f+1
rH.append(R(value = np.around(1./G_H[i,j]) @u_Ohm))
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dH[i]['p'] += rH[f][2]
vin[j]['p'] += rH[f][1]
vin[j]['n'] += gnd
for i in range(outputs):
rOgnd.append (R (value = ROgnd @ u_Ohm))
rOgnd[i][2] += gnd
vbO.append(V (dc_value = Vb_O[i,0] @ u_V))
rbO.append(R (value = Rb_O[i,0] @ u_Ohm))
vbO[i]['p'] += rbO[i][1]
vbO[i]['n'] += gnd
rbO[i][2] += rOgnd[i][1]

for j in range(hidden):
if G_O[i,j]>=Min_Gsyn:
s=s+1
rO.append(R(value = np.around(1./G_O[i,j]) @ u_Ohm))
dH[j]['n'] += rO[s][1]
rO[s][2] += rOgnd[i][1]

# Simulate the circuit.
circ = generate_netlist ()

# Translate the SKiDL code into a PyCircuit Circuit

object.
def writeNetlist(withNoVariance):
with open ("MNIST_hardware.net", "a") as outputFile:
outputFile.write(withNoVariance)
writeNetlist(".DC data=vin_table\n.data vin_table\n")
V_input = ["+"]
for l in range(2*features):
V_input.append(vin[l].ref)
V_input.append("\n")
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join_inp=" ". join(V_input)
writeNetlist(join_inp)
for k in range(samples):
line = ["+"]
for j in range(2*features):
line.append(str(Vin[k,j]))
line.append("\n")
join_line=" ". join (line)
writeNetlist(join_line)
writeNetlist(".enddata\n")
V_out = [".PRINT","DC", "FORMAT=CSV"]
for i in range(outputs):
V_out.append("V({})".format(node(rOgnd[i][1])))
V_out.append("\n")
join_outp=" ". join(V_out)
writeNetlist(join_outp)
writeNetlist(".MODEL YooDiode D(IS = 6.88e-7 N=4.76 RS=286)\n.END")
print ("Please wait while we write the circuit parameters to respecitive files")
#Write hardware parameters to file
hardparams_csv (Vin, G_H, Gb_H, Vb_H, G_O, Gb_O, Vb_O)
def hardparams_csv (Vin, G_H, Gb_H, Vb_H, G_O, Gb_O, Vb_O):
import numpy as np
import pandas as pd
#Input voltages
df_Vinput = pd.DataFrame(Vin)
df_Vinput.to_csv("Input_voltages.csv")
#Hidden parameters
hardpar_H= np.hstack((G_H,Vb_H,Gb_H))
df_hardparH = pd.DataFrame(hardpar_H)
df_hardparH.to_csv("Hidden_params.csv")
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#Output parameters
hardpar_O= np.hstack((G_O,Vb_O,Gb_O))
df_hardparO = pd.DataFrame(hardpar_O)
df_hardparO.to_csv("Output_params.csv")

The above code was written by Akshay Ananthakrishnan using the SKiDL package. Attribution
and licensing information for the SKiDL package is provided below.

The MIT License (MIT)

Copyright (c) 2016, XESS Corp.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and
associated documentation files (the "Software"), to deal in the Software without restriction,
including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense,
and/or sell copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial
portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY,

FITNESS

FOR

A

PARTICULAR

PURPOSE

AND

NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
DEALINGS IN THE SOFTWARE.
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APPENDIX III
This code implements the mathematical framework of all-passive hardware presented in
Chapter 2 of this thesis. It transforms the soft weights and soft biases into their respective
hardware encodings namely, conductances and voltages. In addition to outputting the
values of all resistances and bias voltages in the network, this script also provides the
voltage encoded MNIST data to be supplied as inputs to the all-passive hardware.
def W2G(X_test, WbH, b_H, WbO, b_O, Gsum_H, Gsum_O, diode_fdrop):
import numpy as np
C=(-1)*np.min(WbO, axis=0)
C=np.reshape(C,(1,len(C)))
outs=len(b_O)
Wsh=np.dot((np.ones((outs,1))),C)
WpO=Wsh+WbO
WbH_abs=np.abs(WbH)
WpO_abs=np.abs(WpO)
KH=np.ceil(np.amax(np.sum(WbH_abs,1)))+3
KO=np.ceil(np.amax(np.sum(WpO_abs,1)))
Vin_p=((KH*KO))*X_test
Kv=2*(KH*KO)
Vin_p=Vin_p/Kv
(hidden, inputs)=np.shape(WbH)
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Gplus=np.zeros((hidden,inputs))
Gminus=np.zeros((hidden,inputs))
for i in range(hidden):
for j in range(inputs):
Gplus[i,j]=(Gsum_H/(2*KH))*(1+np.sign(WbH[i,j]))*WbH_abs[i,j]
Gminus[i,j]=(Gsum_H/(2*KH))*(1-np.sign(WbH[i,j]))*WbH_abs[i,j]
G_H=np.hstack((Gplus, Gminus))
Gb_H=(Gsum_H)*(np.ones((hidden,1)))-np.dot(G_H,(np.ones((2*inputs,1))))
Rb_H=np.reciprocal(Gb_H)
D_H=np.diagflat(Rb_H)
Q=(((KO/Kv)*b_H)+(diode_fdrop*(np.ones((1,hidden)))))
Q=Q.transpose()
Vb_H=Gsum_H*(np.dot(D_H,Q))
#Vb_H=Gsum_H*D_H*(((KO/Kv)*b_H)+(diode_fdrop*(np.ones((hidden,1)))))
G_O=(Gsum_O/KO)*WpO
Gb_O=Gsum_O*(np.ones((outs,1)))-np.dot(G_O,(np.ones((hidden,1))))
Rb_O=np.reciprocal(Gb_O)
D_O=np.diagflat(Rb_O)
b_O=np.reshape(b_O,(outs,1))
Vb_O=(Gsum_O/Kv)*np.dot(D_O,b_O)
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return Vin_p, G_H, Gb_H, Vb_H, G_O, Gb_O, Vb_O
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APPENDIX IV
This code snippet writes the hardware parameters provided by the script in Appendix III to
Excel-readable comma-separated values file for subsequent viewing and analysis.
def hardparams_csv(Vin, G_H, Gb_H, Vb_H, G_O, Gb_O, Vb_O):
import numpy as np
import pandas as pd
#Input voltages
df_Vinput = pd.DataFrame(Vin)
df_Vinput.to_csv("Input_voltages.csv")
#Hidden parameters
hardpar_H= np.hstack((G_H,Vb_H,Gb_H))
df_hardparH = pd.DataFrame(hardpar_H)
df_hardparH.to_csv("Hidden_params.csv")
#Output parameters
hardpar_O= np.hstack((G_O,Vb_O,Gb_O))
df_hardparO = pd.DataFrame(hardpar_O)
df_hardparO.to_csv("Output_params.csv")
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APPENDIX V
This code trains a single hidden layer neural network on the MNIST dataset, where the
input images are downscaled from 28-pixel X 28-pixel to 14-pixel X 14-pixel sizes. Note
that this script must be executed in Keras-TensorFlow.
import numpy as np
import matplotlib.pyplot as plt
import pandas as pd
from sklearn import datasets
from sklearn.datasets import fetch_openml
from Write_params import params_csv as par_csv
from skimage.transform import resize
from skimage.exposure import rescale_intensity
import tensorflow as tf
from tensorflow import keras
from tensorflow.keras import backend as K
from tensorflow.keras.constraints import MinMaxNorm
from tensorflow.keras.constraints import MaxNorm
from tensorflow.keras.constraints import NonNeg
from tensorflow.keras.constraints import Constraint
from tensorflow.keras.callbacks import CSVLogger
from tensorflow.keras import regularizers
131

from skimage.util import crop
from sklearn.preprocessing import StandardScaler
batch_size=600
epochs=800
hidden_units=60
im_max=2
im_min=(-1)*im_max
im_width=14
max_weight_norm=0.8
max_bias=0.2
im_height=im_width
pixels=im_width*im_height
class PosMaxNorm(Constraint):
def __init__(self, max_value=1, axis=0):
self.max_value = max_value
self.axis = axis
def __call__(self, w):
norms = K.sqrt(K.sum(K.square(w), axis=self.axis, keepdims=True))
desired = K.clip(norms, 0, self.max_value)
w *= (desired / (K.epsilon() + norms))
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w *= K.cast(K.greater_equal(w, 0.), K.floatx())
return w
def get_config(self):
return {'max_value': self.max_value,
'axis': self.axis}
# Load data from https://www.openml.org/d/554
X, y = fetch_openml('mnist_784', version=1, return_X_y=True)
(samples, features)=np.shape(X)
im=[0]*784
im_resized=np.zeros((im_width,im_height))
X_resized=np.zeros((samples,pixels))
im_r=np.zeros((1,pixels))
for i in range(samples):
im=X[i,:]
im2=np.reshape(im,(28,28))
im_crop=crop(im2,(4,4),(4,4))
im_resized = resize(im_crop, (im_width,im_height), anti_aliasing=True)
im_resc=rescale_intensity(im_resized,out_range=(im_min,im_max))
im_rshape=np.reshape(im_resc,(1,pixels))
im_rshape=np.around(im_rshape,decimals=1)
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X_resized[i,:]=im_rshape
X_sc=X_resized
x_train_data=X_sc[:60000,:]
y_train_data=y[:60000]
x_test=X_sc[60000:70000,:]
y_test=y[60000:70000]
for _ in range(5):
indexes = np.random.permutation(len(x_train_data))
x_train_data = x_train_data[indexes]
y_train_data = y_train_data[indexes]
x_train=x_train_data[:55000,:]
y_train=y_train_data[:55000]
x_val=x_train_data[55000:,:]
y_val=y_train_data[55000:]
mnist = keras.datasets.mnist
model =keras.models.Sequential()
model.add(keras.layers.Dense(hidden_units, input_dim=pixels,
kernel_constraint=MaxNorm(max_value=max_weight_norm, axis=0),
bias_constraint=MaxNorm(max_value=max_bias, axis=0), activation='relu'))
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model.add(keras.layers.Dense(10,kernel_constraint=MaxNorm(max_value=max_weight
_norm,axis=0),bias_constraint=MaxNorm(max_value=max_bias,axis=0),activation='soft
max'))
model.compile(optimizer='adam',
loss='sparse_categorical_crossentropy',
metrics=['accuracy'])
results=model.fit(x_train,y_train, epochs=epochs,
validation_data=(x_val,y_val), batch_size=batch_size,verbose=2)
test_loss, test_acc=model.evaluate(x_test, y_test)
print('\nTest Accuracy:', test_acc)
train_acc = results.history['acc']
val_acc = results.history['val_acc']
num_epoch = range(epochs)
"""
Write to Csv file
"""
data_tr=np.column_stack((x_train,y_train))
pd.DataFrame(data_tr).to_csv("Training Data.csv")
data_tst=np.column_stack((x_test,y_test))
pd.DataFrame(data_tst).to_csv("Testing Data.csv")
train_schedule= np.column_stack((num_epoch,train_acc,val_acc))
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pd.DataFrame(train_schedule).to_csv("Training_Performance.csv")
wh = model.layers[0].get_weights()[0]
bh = model.layers[0].get_weights()[1]
hid_params=np.vstack((wh,bh))
pd.DataFrame(hid_params).to_csv("I2H parameters.csv")
wo = model.layers[1].get_weights()[0]
bo = model.layers[1].get_weights()[1]
out_params=np.vstack((wo,bo))
pd.DataFrame(out_params).to_csv("H2O parameters.csv")
im_display=np.reshape(x_test[500,:],(im_width,im_height))
plt.imshow(im_display,cmap='gray')
plt.show()
plt.figure()
plt.plot(num_epoch, np.ones(epochs)-train_acc)
plt.plot(num_epoch, np.ones(epochs)-val_acc)
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